Copper interconnect seed layer treatment methods and apparatuses for treating the same

Copper interconnect seed layer treatment methods and apparatuses for treating the same

A method for making semiconductor interconnect features in a dielectric layer is provided. The method includes depositing a copper seed layer over a barrier layer that is formed over the dielectric layer and into etched features of the dielectric layer. The copper seed layer is then treated to remov...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Hymes, Diane J
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Hymes, Diane J
description A method for making semiconductor interconnect features in a dielectric layer is provided. The method includes depositing a copper seed layer over a barrier layer that is formed over the dielectric layer and into etched features of the dielectric layer. The copper seed layer is then treated to remove an oxidized layer from over the copper seed layer. The method then moves to electroplating a copper fill layer over the treated copper seed layer. The copper fill layer is configured to fill the etched features of the dielectric layer.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07135098</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07135098</sourcerecordid><originalsourceid>FETCH-uspatents_grants_071350983</originalsourceid><addsrcrecordid>eNqNjEsKwkAQBWfjQqJ36AsIkSDqOkRyAHErTeblA5meYbqz8PZGyAFcFRRF7d2rjikh0ySG3EURdEYKeJr5s3rLYAsQowAbo1di8cQpcWZbFEp93KpJBrIRpBxwcLueZ8VxY-Ho0Tzr9rRoYlt3-h4y_1Bez9WlvN-qP5IvG_868A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Copper interconnect seed layer treatment methods and apparatuses for treating the same</title><source>USPTO Issued Patents</source><creator>Hymes, Diane J</creator><creatorcontrib>Hymes, Diane J ; Lam Research Corporation</creatorcontrib><description>A method for making semiconductor interconnect features in a dielectric layer is provided. The method includes depositing a copper seed layer over a barrier layer that is formed over the dielectric layer and into etched features of the dielectric layer. The copper seed layer is then treated to remove an oxidized layer from over the copper seed layer. The method then moves to electroplating a copper fill layer over the treated copper seed layer. The copper fill layer is configured to fill the etched features of the dielectric layer.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7135098$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7135098$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hymes, Diane J</creatorcontrib><creatorcontrib>Lam Research Corporation</creatorcontrib><title>Copper interconnect seed layer treatment methods and apparatuses for treating the same</title><description>A method for making semiconductor interconnect features in a dielectric layer is provided. The method includes depositing a copper seed layer over a barrier layer that is formed over the dielectric layer and into etched features of the dielectric layer. The copper seed layer is then treated to remove an oxidized layer from over the copper seed layer. The method then moves to electroplating a copper fill layer over the treated copper seed layer. The copper fill layer is configured to fill the etched features of the dielectric layer.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjEsKwkAQBWfjQqJ36AsIkSDqOkRyAHErTeblA5meYbqz8PZGyAFcFRRF7d2rjikh0ySG3EURdEYKeJr5s3rLYAsQowAbo1di8cQpcWZbFEp93KpJBrIRpBxwcLueZ8VxY-Ho0Tzr9rRoYlt3-h4y_1Bez9WlvN-qP5IvG_868A</recordid><startdate>20061114</startdate><enddate>20061114</enddate><creator>Hymes, Diane J</creator><scope>EFH</scope></search><sort><creationdate>20061114</creationdate><title>Copper interconnect seed layer treatment methods and apparatuses for treating the same</title><author>Hymes, Diane J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_071350983</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Hymes, Diane J</creatorcontrib><creatorcontrib>Lam Research Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hymes, Diane J</au><aucorp>Lam Research Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Copper interconnect seed layer treatment methods and apparatuses for treating the same</title><date>2006-11-14</date><risdate>2006</risdate><abstract>A method for making semiconductor interconnect features in a dielectric layer is provided. The method includes depositing a copper seed layer over a barrier layer that is formed over the dielectric layer and into etched features of the dielectric layer. The copper seed layer is then treated to remove an oxidized layer from over the copper seed layer. The method then moves to electroplating a copper fill layer over the treated copper seed layer. The copper fill layer is configured to fill the etched features of the dielectric layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07135098
source USPTO Issued Patents
title Copper interconnect seed layer treatment methods and apparatuses for treating the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T23%3A23%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hymes,%20Diane%20J&rft.aucorp=Lam%20Research%20Corporation&rft.date=2006-11-14&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07135098%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true