Processor with reduced memory requirements for high-speed routing and switching of packets

A network processor or other type of processor includes a packet analyzer and first memory circuitry operatively coupled to the packet analyzer. The packet analyzer is operative to at least partially analyze one or more packets received by the processor in order to determine for a given one of the p...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	Calle, Mauricio, Davidson, Joel R, Hathaway, Michael W, Kirk, James T
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!