Method and system for performance level modeling and simulation of electronic systems having both hardware and software elements
A method and system for evaluating performance level models of electronic systems having both hardware and software components is provided. The system and method allow for the simplified implementation and testing of several different architectural designs for compliance with the desired operational...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Solden, Sherry Harcourt, Edwin A La Rue, Jr, William W Dunlop, Douglas D Hoover, Christopher Chao, Qizhang Agrawal, Poonam Beverly, Aaron Chiodo, Massimiliano L Bhatnagar, Neeti K Desai, Soumya Chou, Hungming Sholes, Michael D Chakravarty, Sanjay O'Brien-Strain, Eamonn Lavagno, Luciano |
| description | A method and system for evaluating performance level models of electronic systems having both hardware and software components is provided. The system and method allow for the simplified implementation and testing of several different architectural designs for compliance with the desired operational requirement of a designed electronic system. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07069204</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07069204</sourcerecordid><originalsourceid>FETCH-uspatents_grants_070692043</originalsourceid><addsrcrecordid>eNqNjEEKwjAQRbNxIeod5gJCUVFci-LGnXsZk0kbSDIlmVbceXRT2wO4ev_D-3-uPjeShg1gNJDfWSiA5QQtpYKAURN46slDYEPexXo0Xeg8iuMIbIE8aUkcnZ4uMjTYD-6TpSk5mRcmGpds5VfKKFCUvFQziz7TauJCweV8P13XXW5RBuNRJxxQHar9cVPttn8oXzM6SuY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for performance level modeling and simulation of electronic systems having both hardware and software elements</title><source>USPTO Issued Patents</source><creator>Solden, Sherry ; Harcourt, Edwin A ; La Rue, Jr, William W ; Dunlop, Douglas D ; Hoover, Christopher ; Chao, Qizhang ; Agrawal, Poonam ; Beverly, Aaron ; Chiodo, Massimiliano L ; Bhatnagar, Neeti K ; Desai, Soumya ; Chou, Hungming ; Sholes, Michael D ; Chakravarty, Sanjay ; O'Brien-Strain, Eamonn ; Lavagno, Luciano</creator><creatorcontrib>Solden, Sherry ; Harcourt, Edwin A ; La Rue, Jr, William W ; Dunlop, Douglas D ; Hoover, Christopher ; Chao, Qizhang ; Agrawal, Poonam ; Beverly, Aaron ; Chiodo, Massimiliano L ; Bhatnagar, Neeti K ; Desai, Soumya ; Chou, Hungming ; Sholes, Michael D ; Chakravarty, Sanjay ; O'Brien-Strain, Eamonn ; Lavagno, Luciano ; Cadence Design System, Inc</creatorcontrib><description>A method and system for evaluating performance level models of electronic systems having both hardware and software components is provided. The system and method allow for the simplified implementation and testing of several different architectural designs for compliance with the desired operational requirement of a designed electronic system.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7069204$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7069204$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Solden, Sherry</creatorcontrib><creatorcontrib>Harcourt, Edwin A</creatorcontrib><creatorcontrib>La Rue, Jr, William W</creatorcontrib><creatorcontrib>Dunlop, Douglas D</creatorcontrib><creatorcontrib>Hoover, Christopher</creatorcontrib><creatorcontrib>Chao, Qizhang</creatorcontrib><creatorcontrib>Agrawal, Poonam</creatorcontrib><creatorcontrib>Beverly, Aaron</creatorcontrib><creatorcontrib>Chiodo, Massimiliano L</creatorcontrib><creatorcontrib>Bhatnagar, Neeti K</creatorcontrib><creatorcontrib>Desai, Soumya</creatorcontrib><creatorcontrib>Chou, Hungming</creatorcontrib><creatorcontrib>Sholes, Michael D</creatorcontrib><creatorcontrib>Chakravarty, Sanjay</creatorcontrib><creatorcontrib>O'Brien-Strain, Eamonn</creatorcontrib><creatorcontrib>Lavagno, Luciano</creatorcontrib><creatorcontrib>Cadence Design System, Inc</creatorcontrib><title>Method and system for performance level modeling and simulation of electronic systems having both hardware and software elements</title><description>A method and system for evaluating performance level models of electronic systems having both hardware and software components is provided. The system and method allow for the simplified implementation and testing of several different architectural designs for compliance with the desired operational requirement of a designed electronic system.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjEEKwjAQRbNxIeod5gJCUVFci-LGnXsZk0kbSDIlmVbceXRT2wO4ev_D-3-uPjeShg1gNJDfWSiA5QQtpYKAURN46slDYEPexXo0Xeg8iuMIbIE8aUkcnZ4uMjTYD-6TpSk5mRcmGpds5VfKKFCUvFQziz7TauJCweV8P13XXW5RBuNRJxxQHar9cVPttn8oXzM6SuY</recordid><startdate>20060627</startdate><enddate>20060627</enddate><creator>Solden, Sherry</creator><creator>Harcourt, Edwin A</creator><creator>La Rue, Jr, William W</creator><creator>Dunlop, Douglas D</creator><creator>Hoover, Christopher</creator><creator>Chao, Qizhang</creator><creator>Agrawal, Poonam</creator><creator>Beverly, Aaron</creator><creator>Chiodo, Massimiliano L</creator><creator>Bhatnagar, Neeti K</creator><creator>Desai, Soumya</creator><creator>Chou, Hungming</creator><creator>Sholes, Michael D</creator><creator>Chakravarty, Sanjay</creator><creator>O'Brien-Strain, Eamonn</creator><creator>Lavagno, Luciano</creator><scope>EFH</scope></search><sort><creationdate>20060627</creationdate><title>Method and system for performance level modeling and simulation of electronic systems having both hardware and software elements</title><author>Solden, Sherry ; Harcourt, Edwin A ; La Rue, Jr, William W ; Dunlop, Douglas D ; Hoover, Christopher ; Chao, Qizhang ; Agrawal, Poonam ; Beverly, Aaron ; Chiodo, Massimiliano L ; Bhatnagar, Neeti K ; Desai, Soumya ; Chou, Hungming ; Sholes, Michael D ; Chakravarty, Sanjay ; O'Brien-Strain, Eamonn ; Lavagno, Luciano</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_070692043</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Solden, Sherry</creatorcontrib><creatorcontrib>Harcourt, Edwin A</creatorcontrib><creatorcontrib>La Rue, Jr, William W</creatorcontrib><creatorcontrib>Dunlop, Douglas D</creatorcontrib><creatorcontrib>Hoover, Christopher</creatorcontrib><creatorcontrib>Chao, Qizhang</creatorcontrib><creatorcontrib>Agrawal, Poonam</creatorcontrib><creatorcontrib>Beverly, Aaron</creatorcontrib><creatorcontrib>Chiodo, Massimiliano L</creatorcontrib><creatorcontrib>Bhatnagar, Neeti K</creatorcontrib><creatorcontrib>Desai, Soumya</creatorcontrib><creatorcontrib>Chou, Hungming</creatorcontrib><creatorcontrib>Sholes, Michael D</creatorcontrib><creatorcontrib>Chakravarty, Sanjay</creatorcontrib><creatorcontrib>O'Brien-Strain, Eamonn</creatorcontrib><creatorcontrib>Lavagno, Luciano</creatorcontrib><creatorcontrib>Cadence Design System, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Solden, Sherry</au><au>Harcourt, Edwin A</au><au>La Rue, Jr, William W</au><au>Dunlop, Douglas D</au><au>Hoover, Christopher</au><au>Chao, Qizhang</au><au>Agrawal, Poonam</au><au>Beverly, Aaron</au><au>Chiodo, Massimiliano L</au><au>Bhatnagar, Neeti K</au><au>Desai, Soumya</au><au>Chou, Hungming</au><au>Sholes, Michael D</au><au>Chakravarty, Sanjay</au><au>O'Brien-Strain, Eamonn</au><au>Lavagno, Luciano</au><aucorp>Cadence Design System, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for performance level modeling and simulation of electronic systems having both hardware and software elements</title><date>2006-06-27</date><risdate>2006</risdate><abstract>A method and system for evaluating performance level models of electronic systems having both hardware and software components is provided. The system and method allow for the simplified implementation and testing of several different architectural designs for compliance with the desired operational requirement of a designed electronic system.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07069204 |
| source | USPTO Issued Patents |
| title | Method and system for performance level modeling and simulation of electronic systems having both hardware and software elements |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T01%3A49%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Solden,%20Sherry&rft.aucorp=Cadence%20Design%20System,%20Inc&rft.date=2006-06-27&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07069204%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |