Circuit substrate and fabrication method thereof

Circuit substrate and fabrication method thereof

A circuit substrate includes a board, a plurality of metal layers and an insulator. The board has a plurality of conductive traces layers and a via formed therein. The metal layers are formed on the inner wall of the via and each of the metal layers is electrically connected to its corresponding con...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Ou, In-De, Hung, Chih-Pin, Chen, Chia-Shang, Lin, Kuang-Hua, Chao, Shin-Hua
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Ou, In-De
Hung, Chih-Pin
Chen, Chia-Shang
Lin, Kuang-Hua
Chao, Shin-Hua
description A circuit substrate includes a board, a plurality of metal layers and an insulator. The board has a plurality of conductive traces layers and a via formed therein. The metal layers are formed on the inner wall of the via and each of the metal layers is electrically connected to its corresponding conductive traces layer. The via is filled with the insulator so that each of the metal layers is electrically isolated from each other. In addition, this invention also provides a fabrication method of the circuit substrate.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07060595</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07060595</sourcerecordid><originalsourceid>FETCH-uspatents_grants_070605953</originalsourceid><addsrcrecordid>eNrjZDBwzixKLs0sUSguTSouKUosSVVIzEtRSEtMKspMTizJzM9TyE0tychPUSjJSC1KzU_jYWBNS8wpTuWF0twMCm6uIc4euqXFBUDdeSXF8elFiSDKwNzAzMDU0tSYCCUAVAIseA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Circuit substrate and fabrication method thereof</title><source>USPTO Issued Patents</source><creator>Ou, In-De ; Hung, Chih-Pin ; Chen, Chia-Shang ; Lin, Kuang-Hua ; Chao, Shin-Hua</creator><creatorcontrib>Ou, In-De ; Hung, Chih-Pin ; Chen, Chia-Shang ; Lin, Kuang-Hua ; Chao, Shin-Hua ; Advanced Semiconductor Engineering, Inc</creatorcontrib><description>A circuit substrate includes a board, a plurality of metal layers and an insulator. The board has a plurality of conductive traces layers and a via formed therein. The metal layers are formed on the inner wall of the via and each of the metal layers is electrically connected to its corresponding conductive traces layer. The via is filled with the insulator so that each of the metal layers is electrically isolated from each other. In addition, this invention also provides a fabrication method of the circuit substrate.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7060595$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7060595$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Ou, In-De</creatorcontrib><creatorcontrib>Hung, Chih-Pin</creatorcontrib><creatorcontrib>Chen, Chia-Shang</creatorcontrib><creatorcontrib>Lin, Kuang-Hua</creatorcontrib><creatorcontrib>Chao, Shin-Hua</creatorcontrib><creatorcontrib>Advanced Semiconductor Engineering, Inc</creatorcontrib><title>Circuit substrate and fabrication method thereof</title><description>A circuit substrate includes a board, a plurality of metal layers and an insulator. The board has a plurality of conductive traces layers and a via formed therein. The metal layers are formed on the inner wall of the via and each of the metal layers is electrically connected to its corresponding conductive traces layer. The via is filled with the insulator so that each of the metal layers is electrically isolated from each other. In addition, this invention also provides a fabrication method of the circuit substrate.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDBwzixKLs0sUSguTSouKUosSVVIzEtRSEtMKspMTizJzM9TyE0tychPUSjJSC1KzU_jYWBNS8wpTuWF0twMCm6uIc4euqXFBUDdeSXF8elFiSDKwNzAzMDU0tSYCCUAVAIseA</recordid><startdate>20060613</startdate><enddate>20060613</enddate><creator>Ou, In-De</creator><creator>Hung, Chih-Pin</creator><creator>Chen, Chia-Shang</creator><creator>Lin, Kuang-Hua</creator><creator>Chao, Shin-Hua</creator><scope>EFH</scope></search><sort><creationdate>20060613</creationdate><title>Circuit substrate and fabrication method thereof</title><author>Ou, In-De ; Hung, Chih-Pin ; Chen, Chia-Shang ; Lin, Kuang-Hua ; Chao, Shin-Hua</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_070605953</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Ou, In-De</creatorcontrib><creatorcontrib>Hung, Chih-Pin</creatorcontrib><creatorcontrib>Chen, Chia-Shang</creatorcontrib><creatorcontrib>Lin, Kuang-Hua</creatorcontrib><creatorcontrib>Chao, Shin-Hua</creatorcontrib><creatorcontrib>Advanced Semiconductor Engineering, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ou, In-De</au><au>Hung, Chih-Pin</au><au>Chen, Chia-Shang</au><au>Lin, Kuang-Hua</au><au>Chao, Shin-Hua</au><aucorp>Advanced Semiconductor Engineering, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Circuit substrate and fabrication method thereof</title><date>2006-06-13</date><risdate>2006</risdate><abstract>A circuit substrate includes a board, a plurality of metal layers and an insulator. The board has a plurality of conductive traces layers and a via formed therein. The metal layers are formed on the inner wall of the via and each of the metal layers is electrically connected to its corresponding conductive traces layer. The via is filled with the insulator so that each of the metal layers is electrically isolated from each other. In addition, this invention also provides a fabrication method of the circuit substrate.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07060595
source USPTO Issued Patents
title Circuit substrate and fabrication method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T05%3A34%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Ou,%20In-De&rft.aucorp=Advanced%20Semiconductor%20Engineering,%20Inc&rft.date=2006-06-13&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07060595%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true