Method and apparatus for coordinating dynamic memory deallocation with a redundant bit line steering mechanism

Method and apparatus for coordinating dynamic memory deallocation with a redundant bit line steering mechanism

A method and apparatus for coordinating dynamic memory page deallocation with a redundant bit line steering mechanism are provided. With the method and apparatus, memory scrubbing and redundant bit line steering operations are performed in parallel with handling of notifications of runtime correctab...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Henderson, Daniel James, Kitamorn, Alongkorn, Lemmon, Wayne L, Nayar, Naresh, Shankar, Ravi A
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Henderson, Daniel James
Kitamorn, Alongkorn
Lemmon, Wayne L
Nayar, Naresh
Shankar, Ravi A
description A method and apparatus for coordinating dynamic memory page deallocation with a redundant bit line steering mechanism are provided. With the method and apparatus, memory scrubbing and redundant bit line steering operations are performed in parallel with handling of notifications of runtime correctable errors. When a correctable error is encountered during runtime, and the correctable error is determined to be persistent, then dynamic memory page deallocation is requested of a hypervisor. The determination of persistence is based on a history CE table that is populated by the operation of the memory scrubbing and redundant bit line steering mechanism of a service processor. Thus, only those correctable errors that persist for longer than one memory scrubbing cycle are subject to memory page deallocation.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07058782</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07058782</sourcerecordid><originalsourceid>FETCH-uspatents_grants_070587823</originalsourceid><addsrcrecordid>eNqNi0EKwkAMRbtxIeodcgGhKFL3orhx517iTNoGZpKSSZHe3hY8gIvHW7z_15U8yHuNgDIzDGjoY4FWDYKqRRZ0lg7iJJg5QKasNkEkTEnD3FTgw94DglEcJaI4vNkhsRAUJ7Llnin0KFzytlq1mArtft5UcLs-L_f9WAZ0Ei-vznBR3dSnc3M-HP-YfAGnX0QG</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for coordinating dynamic memory deallocation with a redundant bit line steering mechanism</title><source>USPTO Issued Patents</source><creator>Henderson, Daniel James ; Kitamorn, Alongkorn ; Lemmon, Wayne L ; Nayar, Naresh ; Shankar, Ravi A</creator><creatorcontrib>Henderson, Daniel James ; Kitamorn, Alongkorn ; Lemmon, Wayne L ; Nayar, Naresh ; Shankar, Ravi A ; International Business Machines Corporation</creatorcontrib><description>A method and apparatus for coordinating dynamic memory page deallocation with a redundant bit line steering mechanism are provided. With the method and apparatus, memory scrubbing and redundant bit line steering operations are performed in parallel with handling of notifications of runtime correctable errors. When a correctable error is encountered during runtime, and the correctable error is determined to be persistent, then dynamic memory page deallocation is requested of a hypervisor. The determination of persistence is based on a history CE table that is populated by the operation of the memory scrubbing and redundant bit line steering mechanism of a service processor. Thus, only those correctable errors that persist for longer than one memory scrubbing cycle are subject to memory page deallocation.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7058782$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,777,799,882,64018</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7058782$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Henderson, Daniel James</creatorcontrib><creatorcontrib>Kitamorn, Alongkorn</creatorcontrib><creatorcontrib>Lemmon, Wayne L</creatorcontrib><creatorcontrib>Nayar, Naresh</creatorcontrib><creatorcontrib>Shankar, Ravi A</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Method and apparatus for coordinating dynamic memory deallocation with a redundant bit line steering mechanism</title><description>A method and apparatus for coordinating dynamic memory page deallocation with a redundant bit line steering mechanism are provided. With the method and apparatus, memory scrubbing and redundant bit line steering operations are performed in parallel with handling of notifications of runtime correctable errors. When a correctable error is encountered during runtime, and the correctable error is determined to be persistent, then dynamic memory page deallocation is requested of a hypervisor. The determination of persistence is based on a history CE table that is populated by the operation of the memory scrubbing and redundant bit line steering mechanism of a service processor. Thus, only those correctable errors that persist for longer than one memory scrubbing cycle are subject to memory page deallocation.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNi0EKwkAMRbtxIeodcgGhKFL3orhx517iTNoGZpKSSZHe3hY8gIvHW7z_15U8yHuNgDIzDGjoY4FWDYKqRRZ0lg7iJJg5QKasNkEkTEnD3FTgw94DglEcJaI4vNkhsRAUJ7Llnin0KFzytlq1mArtft5UcLs-L_f9WAZ0Ei-vznBR3dSnc3M-HP-YfAGnX0QG</recordid><startdate>20060606</startdate><enddate>20060606</enddate><creator>Henderson, Daniel James</creator><creator>Kitamorn, Alongkorn</creator><creator>Lemmon, Wayne L</creator><creator>Nayar, Naresh</creator><creator>Shankar, Ravi A</creator><scope>EFH</scope></search><sort><creationdate>20060606</creationdate><title>Method and apparatus for coordinating dynamic memory deallocation with a redundant bit line steering mechanism</title><author>Henderson, Daniel James ; Kitamorn, Alongkorn ; Lemmon, Wayne L ; Nayar, Naresh ; Shankar, Ravi A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_070587823</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Henderson, Daniel James</creatorcontrib><creatorcontrib>Kitamorn, Alongkorn</creatorcontrib><creatorcontrib>Lemmon, Wayne L</creatorcontrib><creatorcontrib>Nayar, Naresh</creatorcontrib><creatorcontrib>Shankar, Ravi A</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Henderson, Daniel James</au><au>Kitamorn, Alongkorn</au><au>Lemmon, Wayne L</au><au>Nayar, Naresh</au><au>Shankar, Ravi A</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for coordinating dynamic memory deallocation with a redundant bit line steering mechanism</title><date>2006-06-06</date><risdate>2006</risdate><abstract>A method and apparatus for coordinating dynamic memory page deallocation with a redundant bit line steering mechanism are provided. With the method and apparatus, memory scrubbing and redundant bit line steering operations are performed in parallel with handling of notifications of runtime correctable errors. When a correctable error is encountered during runtime, and the correctable error is determined to be persistent, then dynamic memory page deallocation is requested of a hypervisor. The determination of persistence is based on a history CE table that is populated by the operation of the memory scrubbing and redundant bit line steering mechanism of a service processor. Thus, only those correctable errors that persist for longer than one memory scrubbing cycle are subject to memory page deallocation.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07058782
source USPTO Issued Patents
title Method and apparatus for coordinating dynamic memory deallocation with a redundant bit line steering mechanism
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T10%3A59%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Henderson,%20Daniel%20James&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2006-06-06&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07058782%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true