Method and system for transition-controlled selective block inversion communications

A serial communications architecture for communicating between hosts and data store devices. The Storage Link architecture is specially adapted to support communications between multiple hosts and storage devices via a switching network, such as a storage area network. The Storage Link architecture...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Shin, Yeshik, Lee, David D, Jeong, Deog-Kyoon
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Shin, Yeshik
Lee, David D
Jeong, Deog-Kyoon
description A serial communications architecture for communicating between hosts and data store devices. The Storage Link architecture is specially adapted to support communications between multiple hosts and storage devices via a switching network, such as a storage area network. The Storage Link architecture specifies various communications techniques that can be combined to reduce the overall cost and increase the overall performance of communications. The Storage Link architecture may provide packet ordering based on packet type, dynamic segmentation of packets, asymmetric packet ordering, packet nesting, variable-sized packet headers, and use of out-of-band symbols to transmit control information as described below in more detail. The Storage Link architecture may also specify encoding techniques to optimize transitions and to ensure DC-balance.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07039121</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07039121</sourcerecordid><originalsourceid>FETCH-uspatents_grants_070391213</originalsourceid><addsrcrecordid>eNqNzTEOwjAMheEsDKhwB1-gUksHxIxALN26o5C6EOHYKHYrcXuCxAGY_uV7ems39GgPGcHzCPpWwwSTZLDsWaNF4ToIWxYiLAAJg8UF4UYSnhB5wawFQZCUZo7Bfye6cavJk-L218rB-TQcL_WsL2_Iptd7OShp9k13aHdt9wf5ANkXOto</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for transition-controlled selective block inversion communications</title><source>USPTO Issued Patents</source><creator>Shin, Yeshik ; Lee, David D ; Jeong, Deog-Kyoon</creator><creatorcontrib>Shin, Yeshik ; Lee, David D ; Jeong, Deog-Kyoon ; Silicon Image</creatorcontrib><description>A serial communications architecture for communicating between hosts and data store devices. The Storage Link architecture is specially adapted to support communications between multiple hosts and storage devices via a switching network, such as a storage area network. The Storage Link architecture specifies various communications techniques that can be combined to reduce the overall cost and increase the overall performance of communications. The Storage Link architecture may provide packet ordering based on packet type, dynamic segmentation of packets, asymmetric packet ordering, packet nesting, variable-sized packet headers, and use of out-of-band symbols to transmit control information as described below in more detail. The Storage Link architecture may also specify encoding techniques to optimize transitions and to ensure DC-balance.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7039121$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7039121$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Shin, Yeshik</creatorcontrib><creatorcontrib>Lee, David D</creatorcontrib><creatorcontrib>Jeong, Deog-Kyoon</creatorcontrib><creatorcontrib>Silicon Image</creatorcontrib><title>Method and system for transition-controlled selective block inversion communications</title><description>A serial communications architecture for communicating between hosts and data store devices. The Storage Link architecture is specially adapted to support communications between multiple hosts and storage devices via a switching network, such as a storage area network. The Storage Link architecture specifies various communications techniques that can be combined to reduce the overall cost and increase the overall performance of communications. The Storage Link architecture may provide packet ordering based on packet type, dynamic segmentation of packets, asymmetric packet ordering, packet nesting, variable-sized packet headers, and use of out-of-band symbols to transmit control information as described below in more detail. The Storage Link architecture may also specify encoding techniques to optimize transitions and to ensure DC-balance.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNzTEOwjAMheEsDKhwB1-gUksHxIxALN26o5C6EOHYKHYrcXuCxAGY_uV7ems39GgPGcHzCPpWwwSTZLDsWaNF4ToIWxYiLAAJg8UF4UYSnhB5wawFQZCUZo7Bfye6cavJk-L218rB-TQcL_WsL2_Iptd7OShp9k13aHdt9wf5ANkXOto</recordid><startdate>20060502</startdate><enddate>20060502</enddate><creator>Shin, Yeshik</creator><creator>Lee, David D</creator><creator>Jeong, Deog-Kyoon</creator><scope>EFH</scope></search><sort><creationdate>20060502</creationdate><title>Method and system for transition-controlled selective block inversion communications</title><author>Shin, Yeshik ; Lee, David D ; Jeong, Deog-Kyoon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_070391213</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Shin, Yeshik</creatorcontrib><creatorcontrib>Lee, David D</creatorcontrib><creatorcontrib>Jeong, Deog-Kyoon</creatorcontrib><creatorcontrib>Silicon Image</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shin, Yeshik</au><au>Lee, David D</au><au>Jeong, Deog-Kyoon</au><aucorp>Silicon Image</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for transition-controlled selective block inversion communications</title><date>2006-05-02</date><risdate>2006</risdate><abstract>A serial communications architecture for communicating between hosts and data store devices. The Storage Link architecture is specially adapted to support communications between multiple hosts and storage devices via a switching network, such as a storage area network. The Storage Link architecture specifies various communications techniques that can be combined to reduce the overall cost and increase the overall performance of communications. The Storage Link architecture may provide packet ordering based on packet type, dynamic segmentation of packets, asymmetric packet ordering, packet nesting, variable-sized packet headers, and use of out-of-band symbols to transmit control information as described below in more detail. The Storage Link architecture may also specify encoding techniques to optimize transitions and to ensure DC-balance.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07039121
source USPTO Issued Patents
title Method and system for transition-controlled selective block inversion communications
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T05%3A31%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Shin,%20Yeshik&rft.aucorp=Silicon%20Image&rft.date=2006-05-02&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07039121%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true