Automated processor generation system for designing a configurable processor and method for the same

An automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set, a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Killian, Earl A, Gonzalez, Ricardo E, Dixit, Ashish B, Lam, Monica, Lichtenstein, Walter D, Rowen, Christopher, Ruttenberg, John C, Wilson, Robert P, Wang, Albert Ren-Rui, Maydan, Dror Eliezer
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Killian, Earl A
Gonzalez, Ricardo E
Dixit, Ashish B
Lam, Monica
Lichtenstein, Walter D
Rowen, Christopher
Ruttenberg, John C
Wilson, Robert P
Wang, Albert Ren-Rui
Maydan, Dror Eliezer
description An automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set, and development tools such as a compiler, assembler, debugger and simulator which can be used to develop applications for the processor and to verify it. Implementation of the processor circuitry can be optimized for various criteria such as area, power consumption, speed and the like. Once a processor configuration is developed, it can be tested and inputs to the system modified to iteratively optimize the processor implementation. By providing a constrained domain of extensions and optimizations, the process can be automated to a high degree, thereby facilitating fast and reliable development.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07020854</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07020854</sourcerecordid><originalsourceid>FETCH-uspatents_grants_070208543</originalsourceid><addsrcrecordid>eNqNjT0KAjEQRrexEPUOcwEh-IO2iygewF7GzSQb2MwsmUnh7V3FwtLqweN7fPPGt9Uko5GHsUhHqlIgElNBS8KgTzXKECbrSVPkxBEQOuGQYi34GOgnRPaQyXrxn8J6AsVMy2YWcFBafblo4HK-na7rquN0zab3WPANd3Abd9zvtn9MXvKaQDU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Automated processor generation system for designing a configurable processor and method for the same</title><source>USPTO Issued Patents</source><creator>Killian, Earl A ; Gonzalez, Ricardo E ; Dixit, Ashish B ; Lam, Monica ; Lichtenstein, Walter D ; Rowen, Christopher ; Ruttenberg, John C ; Wilson, Robert P ; Wang, Albert Ren-Rui ; Maydan, Dror Eliezer</creator><creatorcontrib>Killian, Earl A ; Gonzalez, Ricardo E ; Dixit, Ashish B ; Lam, Monica ; Lichtenstein, Walter D ; Rowen, Christopher ; Ruttenberg, John C ; Wilson, Robert P ; Wang, Albert Ren-Rui ; Maydan, Dror Eliezer ; Tensilica, Inc</creatorcontrib><description>An automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set, and development tools such as a compiler, assembler, debugger and simulator which can be used to develop applications for the processor and to verify it. Implementation of the processor circuitry can be optimized for various criteria such as area, power consumption, speed and the like. Once a processor configuration is developed, it can be tested and inputs to the system modified to iteratively optimize the processor implementation. By providing a constrained domain of extensions and optimizations, the process can be automated to a high degree, thereby facilitating fast and reliable development.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7020854$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7020854$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Killian, Earl A</creatorcontrib><creatorcontrib>Gonzalez, Ricardo E</creatorcontrib><creatorcontrib>Dixit, Ashish B</creatorcontrib><creatorcontrib>Lam, Monica</creatorcontrib><creatorcontrib>Lichtenstein, Walter D</creatorcontrib><creatorcontrib>Rowen, Christopher</creatorcontrib><creatorcontrib>Ruttenberg, John C</creatorcontrib><creatorcontrib>Wilson, Robert P</creatorcontrib><creatorcontrib>Wang, Albert Ren-Rui</creatorcontrib><creatorcontrib>Maydan, Dror Eliezer</creatorcontrib><creatorcontrib>Tensilica, Inc</creatorcontrib><title>Automated processor generation system for designing a configurable processor and method for the same</title><description>An automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set, and development tools such as a compiler, assembler, debugger and simulator which can be used to develop applications for the processor and to verify it. Implementation of the processor circuitry can be optimized for various criteria such as area, power consumption, speed and the like. Once a processor configuration is developed, it can be tested and inputs to the system modified to iteratively optimize the processor implementation. By providing a constrained domain of extensions and optimizations, the process can be automated to a high degree, thereby facilitating fast and reliable development.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjT0KAjEQRrexEPUOcwEh-IO2iygewF7GzSQb2MwsmUnh7V3FwtLqweN7fPPGt9Uko5GHsUhHqlIgElNBS8KgTzXKECbrSVPkxBEQOuGQYi34GOgnRPaQyXrxn8J6AsVMy2YWcFBafblo4HK-na7rquN0zab3WPANd3Abd9zvtn9MXvKaQDU</recordid><startdate>20060328</startdate><enddate>20060328</enddate><creator>Killian, Earl A</creator><creator>Gonzalez, Ricardo E</creator><creator>Dixit, Ashish B</creator><creator>Lam, Monica</creator><creator>Lichtenstein, Walter D</creator><creator>Rowen, Christopher</creator><creator>Ruttenberg, John C</creator><creator>Wilson, Robert P</creator><creator>Wang, Albert Ren-Rui</creator><creator>Maydan, Dror Eliezer</creator><scope>EFH</scope></search><sort><creationdate>20060328</creationdate><title>Automated processor generation system for designing a configurable processor and method for the same</title><author>Killian, Earl A ; Gonzalez, Ricardo E ; Dixit, Ashish B ; Lam, Monica ; Lichtenstein, Walter D ; Rowen, Christopher ; Ruttenberg, John C ; Wilson, Robert P ; Wang, Albert Ren-Rui ; Maydan, Dror Eliezer</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_070208543</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Killian, Earl A</creatorcontrib><creatorcontrib>Gonzalez, Ricardo E</creatorcontrib><creatorcontrib>Dixit, Ashish B</creatorcontrib><creatorcontrib>Lam, Monica</creatorcontrib><creatorcontrib>Lichtenstein, Walter D</creatorcontrib><creatorcontrib>Rowen, Christopher</creatorcontrib><creatorcontrib>Ruttenberg, John C</creatorcontrib><creatorcontrib>Wilson, Robert P</creatorcontrib><creatorcontrib>Wang, Albert Ren-Rui</creatorcontrib><creatorcontrib>Maydan, Dror Eliezer</creatorcontrib><creatorcontrib>Tensilica, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Killian, Earl A</au><au>Gonzalez, Ricardo E</au><au>Dixit, Ashish B</au><au>Lam, Monica</au><au>Lichtenstein, Walter D</au><au>Rowen, Christopher</au><au>Ruttenberg, John C</au><au>Wilson, Robert P</au><au>Wang, Albert Ren-Rui</au><au>Maydan, Dror Eliezer</au><aucorp>Tensilica, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Automated processor generation system for designing a configurable processor and method for the same</title><date>2006-03-28</date><risdate>2006</risdate><abstract>An automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set, and development tools such as a compiler, assembler, debugger and simulator which can be used to develop applications for the processor and to verify it. Implementation of the processor circuitry can be optimized for various criteria such as area, power consumption, speed and the like. Once a processor configuration is developed, it can be tested and inputs to the system modified to iteratively optimize the processor implementation. By providing a constrained domain of extensions and optimizations, the process can be automated to a high degree, thereby facilitating fast and reliable development.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07020854
source USPTO Issued Patents
title Automated processor generation system for designing a configurable processor and method for the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T11%3A46%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Killian,%20Earl%20A&rft.aucorp=Tensilica,%20Inc&rft.date=2006-03-28&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07020854%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true