Magnetic semiconductor memory device
A memory cell in a so-called MRAM by utilizing a tunnel magnetic resistance in the prior art has raised problems that a magnetic field to be applied to a TMR element is essentially weak since a word line for write is disposed apart from the TMR element, that a large current is required at the time o...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Matsuoka, Hideyuki Ito, Kenchi Sakata, Takeshi Itoh, Kiyoo |
| description | A memory cell in a so-called MRAM by utilizing a tunnel magnetic resistance in the prior art has raised problems that a magnetic field to be applied to a TMR element is essentially weak since a word line for write is disposed apart from the TMR element, that a large current is required at the time of a writing operation, and that electric power consumption is large. In order to solve the above-described problems experienced in the prior art, the present invention provides an MRAM memory cell structure and its fabricating method in which a word line for write is disposed near a TMR element and surrounds it in three directions. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07002831</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07002831</sourcerecordid><originalsourceid>FETCH-uspatents_grants_070028313</originalsourceid><addsrcrecordid>eNrjZFDxTUzPSy3JTFYoTs3NTM7PSylNLskvUshNzc0vqlRISS3LTE7lYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDcwMDIwtjQmAglABCfJ_M</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Magnetic semiconductor memory device</title><source>USPTO Issued Patents</source><creator>Matsuoka, Hideyuki ; Ito, Kenchi ; Sakata, Takeshi ; Itoh, Kiyoo</creator><creatorcontrib>Matsuoka, Hideyuki ; Ito, Kenchi ; Sakata, Takeshi ; Itoh, Kiyoo ; Renesas Technology Corp</creatorcontrib><description>A memory cell in a so-called MRAM by utilizing a tunnel magnetic resistance in the prior art has raised problems that a magnetic field to be applied to a TMR element is essentially weak since a word line for write is disposed apart from the TMR element, that a large current is required at the time of a writing operation, and that electric power consumption is large. In order to solve the above-described problems experienced in the prior art, the present invention provides an MRAM memory cell structure and its fabricating method in which a word line for write is disposed near a TMR element and surrounds it in three directions.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7002831$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7002831$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Matsuoka, Hideyuki</creatorcontrib><creatorcontrib>Ito, Kenchi</creatorcontrib><creatorcontrib>Sakata, Takeshi</creatorcontrib><creatorcontrib>Itoh, Kiyoo</creatorcontrib><creatorcontrib>Renesas Technology Corp</creatorcontrib><title>Magnetic semiconductor memory device</title><description>A memory cell in a so-called MRAM by utilizing a tunnel magnetic resistance in the prior art has raised problems that a magnetic field to be applied to a TMR element is essentially weak since a word line for write is disposed apart from the TMR element, that a large current is required at the time of a writing operation, and that electric power consumption is large. In order to solve the above-described problems experienced in the prior art, the present invention provides an MRAM memory cell structure and its fabricating method in which a word line for write is disposed near a TMR element and surrounds it in three directions.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFDxTUzPSy3JTFYoTs3NTM7PSylNLskvUshNzc0vqlRISS3LTE7lYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDcwMDIwtjQmAglABCfJ_M</recordid><startdate>20060221</startdate><enddate>20060221</enddate><creator>Matsuoka, Hideyuki</creator><creator>Ito, Kenchi</creator><creator>Sakata, Takeshi</creator><creator>Itoh, Kiyoo</creator><scope>EFH</scope></search><sort><creationdate>20060221</creationdate><title>Magnetic semiconductor memory device</title><author>Matsuoka, Hideyuki ; Ito, Kenchi ; Sakata, Takeshi ; Itoh, Kiyoo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_070028313</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Matsuoka, Hideyuki</creatorcontrib><creatorcontrib>Ito, Kenchi</creatorcontrib><creatorcontrib>Sakata, Takeshi</creatorcontrib><creatorcontrib>Itoh, Kiyoo</creatorcontrib><creatorcontrib>Renesas Technology Corp</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Matsuoka, Hideyuki</au><au>Ito, Kenchi</au><au>Sakata, Takeshi</au><au>Itoh, Kiyoo</au><aucorp>Renesas Technology Corp</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Magnetic semiconductor memory device</title><date>2006-02-21</date><risdate>2006</risdate><abstract>A memory cell in a so-called MRAM by utilizing a tunnel magnetic resistance in the prior art has raised problems that a magnetic field to be applied to a TMR element is essentially weak since a word line for write is disposed apart from the TMR element, that a large current is required at the time of a writing operation, and that electric power consumption is large. In order to solve the above-described problems experienced in the prior art, the present invention provides an MRAM memory cell structure and its fabricating method in which a word line for write is disposed near a TMR element and surrounds it in three directions.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07002831 |
| source | USPTO Issued Patents |
| title | Magnetic semiconductor memory device |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T15%3A30%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Matsuoka,%20Hideyuki&rft.aucorp=Renesas%20Technology%20Corp&rft.date=2006-02-21&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07002831%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |