Generic bridge core

Generic bridge core

An apparatus comprising a plurality of first circuits and a second circuit. Each of the first circuits may be configured to translate attributes and data between one of a plurality of first predetermined formats and a second predetermined format. The second circuit may be configured to route the att...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lupien, Jr, Gordon F, Paylovsky, Dimitry, Maslyn, Jr, David C
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lupien, Jr, Gordon F
Paylovsky, Dimitry
Maslyn, Jr, David C
description An apparatus comprising a plurality of first circuits and a second circuit. Each of the first circuits may be configured to translate attributes and data between one of a plurality of first predetermined formats and a second predetermined format. The second circuit may be configured to route the attributes and data in the second predetermined format from one of the first circuits to another of the first circuits.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06996659</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06996659</sourcerecordid><originalsourceid>FETCH-uspatents_grants_069966593</originalsourceid><addsrcrecordid>eNrjZBB2T81LLcpMVkgqykxJT1VIzi9K5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrAzNLSzMzU0pgIJQD1uyEf</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Generic bridge core</title><source>USPTO Issued Patents</source><creator>Lupien, Jr, Gordon F ; Paylovsky, Dimitry ; Maslyn, Jr, David C</creator><creatorcontrib>Lupien, Jr, Gordon F ; Paylovsky, Dimitry ; Maslyn, Jr, David C ; LSI Logic Corporation</creatorcontrib><description>An apparatus comprising a plurality of first circuits and a second circuit. Each of the first circuits may be configured to translate attributes and data between one of a plurality of first predetermined formats and a second predetermined format. The second circuit may be configured to route the attributes and data in the second predetermined format from one of the first circuits to another of the first circuits.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6996659$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6996659$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lupien, Jr, Gordon F</creatorcontrib><creatorcontrib>Paylovsky, Dimitry</creatorcontrib><creatorcontrib>Maslyn, Jr, David C</creatorcontrib><creatorcontrib>LSI Logic Corporation</creatorcontrib><title>Generic bridge core</title><description>An apparatus comprising a plurality of first circuits and a second circuit. Each of the first circuits may be configured to translate attributes and data between one of a plurality of first predetermined formats and a second predetermined format. The second circuit may be configured to route the attributes and data in the second predetermined format from one of the first circuits to another of the first circuits.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZBB2T81LLcpMVkgqykxJT1VIzi9K5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrAzNLSzMzU0pgIJQD1uyEf</recordid><startdate>20060207</startdate><enddate>20060207</enddate><creator>Lupien, Jr, Gordon F</creator><creator>Paylovsky, Dimitry</creator><creator>Maslyn, Jr, David C</creator><scope>EFH</scope></search><sort><creationdate>20060207</creationdate><title>Generic bridge core</title><author>Lupien, Jr, Gordon F ; Paylovsky, Dimitry ; Maslyn, Jr, David C</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_069966593</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Lupien, Jr, Gordon F</creatorcontrib><creatorcontrib>Paylovsky, Dimitry</creatorcontrib><creatorcontrib>Maslyn, Jr, David C</creatorcontrib><creatorcontrib>LSI Logic Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lupien, Jr, Gordon F</au><au>Paylovsky, Dimitry</au><au>Maslyn, Jr, David C</au><aucorp>LSI Logic Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Generic bridge core</title><date>2006-02-07</date><risdate>2006</risdate><abstract>An apparatus comprising a plurality of first circuits and a second circuit. Each of the first circuits may be configured to translate attributes and data between one of a plurality of first predetermined formats and a second predetermined format. The second circuit may be configured to route the attributes and data in the second predetermined format from one of the first circuits to another of the first circuits.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06996659
source USPTO Issued Patents
title Generic bridge core
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T10%3A55%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lupien,%20Jr,%20Gordon%20F&rft.aucorp=LSI%20Logic%20Corporation&rft.date=2006-02-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06996659%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true