High-speed interchip interface protocol
A communication protocol provides high-speed transfers of parallel data between an origination end and a destination end. The protocol involves regularly transmitting data from the origination end to the destination end, including transmitting idle data from the origination end when the destination...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Payne, Robert L Evoy, David R Pontius, Timothy Spatz, George Ellis |
| description | A communication protocol provides high-speed transfers of parallel data between an origination end and a destination end. The protocol involves regularly transmitting data from the origination end to the destination end, including transmitting idle data from the origination end when the destination end is busy and during periods when no commands, data or statuses are pending. When the destination end is not busy, data is sent from the origination end to the destination end by: sequentially transferring read or write commands and, according to a write protocol, pending write data; and transmitting idle packets during periods when no commands are pending. When the origination end is not busy, data is sent from the destination end to the origination end by: sequentially transferring pending end-of-write statuses; sequentially transferring pending read data and read statuses packets according to a read protocol during periods when no end-of-write statuses are pending; and transmitting idle packets during periods when no read data or read status are pending. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06996106</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06996106</sourcerecordid><originalsourceid>FETCH-uspatents_grants_069961063</originalsourceid><addsrcrecordid>eNrjZFD3yEzP0C0uSE1NUcjMK0ktSs7ILICw0hKTUxUKivJL8pPzc3gYWNMSc4pTeaE0N4OCm2uIs4duaXFBYklqXklxfHpRIogyMLO0NDM0MDMmQgkAi4MpDQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>High-speed interchip interface protocol</title><source>USPTO Issued Patents</source><creator>Payne, Robert L ; Evoy, David R ; Pontius, Timothy ; Spatz, George Ellis</creator><creatorcontrib>Payne, Robert L ; Evoy, David R ; Pontius, Timothy ; Spatz, George Ellis ; Koninklijke Philips Electronics N.V</creatorcontrib><description>A communication protocol provides high-speed transfers of parallel data between an origination end and a destination end. The protocol involves regularly transmitting data from the origination end to the destination end, including transmitting idle data from the origination end when the destination end is busy and during periods when no commands, data or statuses are pending. When the destination end is not busy, data is sent from the origination end to the destination end by: sequentially transferring read or write commands and, according to a write protocol, pending write data; and transmitting idle packets during periods when no commands are pending. When the origination end is not busy, data is sent from the destination end to the origination end by: sequentially transferring pending end-of-write statuses; sequentially transferring pending read data and read statuses packets according to a read protocol during periods when no end-of-write statuses are pending; and transmitting idle packets during periods when no read data or read status are pending.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6996106$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6996106$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Payne, Robert L</creatorcontrib><creatorcontrib>Evoy, David R</creatorcontrib><creatorcontrib>Pontius, Timothy</creatorcontrib><creatorcontrib>Spatz, George Ellis</creatorcontrib><creatorcontrib>Koninklijke Philips Electronics N.V</creatorcontrib><title>High-speed interchip interface protocol</title><description>A communication protocol provides high-speed transfers of parallel data between an origination end and a destination end. The protocol involves regularly transmitting data from the origination end to the destination end, including transmitting idle data from the origination end when the destination end is busy and during periods when no commands, data or statuses are pending. When the destination end is not busy, data is sent from the origination end to the destination end by: sequentially transferring read or write commands and, according to a write protocol, pending write data; and transmitting idle packets during periods when no commands are pending. When the origination end is not busy, data is sent from the destination end to the origination end by: sequentially transferring pending end-of-write statuses; sequentially transferring pending read data and read statuses packets according to a read protocol during periods when no end-of-write statuses are pending; and transmitting idle packets during periods when no read data or read status are pending.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFD3yEzP0C0uSE1NUcjMK0ktSs7ILICw0hKTUxUKivJL8pPzc3gYWNMSc4pTeaE0N4OCm2uIs4duaXFBYklqXklxfHpRIogyMLO0NDM0MDMmQgkAi4MpDQ</recordid><startdate>20060207</startdate><enddate>20060207</enddate><creator>Payne, Robert L</creator><creator>Evoy, David R</creator><creator>Pontius, Timothy</creator><creator>Spatz, George Ellis</creator><scope>EFH</scope></search><sort><creationdate>20060207</creationdate><title>High-speed interchip interface protocol</title><author>Payne, Robert L ; Evoy, David R ; Pontius, Timothy ; Spatz, George Ellis</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_069961063</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Payne, Robert L</creatorcontrib><creatorcontrib>Evoy, David R</creatorcontrib><creatorcontrib>Pontius, Timothy</creatorcontrib><creatorcontrib>Spatz, George Ellis</creatorcontrib><creatorcontrib>Koninklijke Philips Electronics N.V</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Payne, Robert L</au><au>Evoy, David R</au><au>Pontius, Timothy</au><au>Spatz, George Ellis</au><aucorp>Koninklijke Philips Electronics N.V</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>High-speed interchip interface protocol</title><date>2006-02-07</date><risdate>2006</risdate><abstract>A communication protocol provides high-speed transfers of parallel data between an origination end and a destination end. The protocol involves regularly transmitting data from the origination end to the destination end, including transmitting idle data from the origination end when the destination end is busy and during periods when no commands, data or statuses are pending. When the destination end is not busy, data is sent from the origination end to the destination end by: sequentially transferring read or write commands and, according to a write protocol, pending write data; and transmitting idle packets during periods when no commands are pending. When the origination end is not busy, data is sent from the destination end to the origination end by: sequentially transferring pending end-of-write statuses; sequentially transferring pending read data and read statuses packets according to a read protocol during periods when no end-of-write statuses are pending; and transmitting idle packets during periods when no read data or read status are pending.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_06996106 |
| source | USPTO Issued Patents |
| title | High-speed interchip interface protocol |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T08%3A54%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Payne,%20Robert%20L&rft.aucorp=Koninklijke%20Philips%20Electronics%20N.V&rft.date=2006-02-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06996106%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |