Validation of electrical performance of an electronic package prior to fabrication
An electrical resistance determination method. Input to the method includes a description of at least one electrical network within a substrate. The description includes specification of a plurality of first ports on a first side of the substrate, and a plurality of second ports on a second side of...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Budell, Timothy W Buffet, Patrick H Lussier, Craig P |
description | An electrical resistance determination method. Input to the method includes a description of at least one electrical network within a substrate. The description includes specification of a plurality of first ports on a first side of the substrate, and a plurality of second ports on a second side of the substrate, for each electrical network. All of the first ports are electrically isolated from one another. All of the second ports are electrically connected to a common voltage. A computer readable program code, which is executed by a processor of a computer system computes for a first electrical network of the at least one electrical network an electrical resistance between each first port and a port of the second ports. The computer code may also display a perspective plot of the computed electrical resistances as a bar oriented about normal to each first port. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06978214</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06978214</sourcerecordid><originalsourceid>FETCH-uspatents_grants_069782143</originalsourceid><addsrcrecordid>eNqNjEsKAjEQBbNxIeod-gKCP_ysB8W1iFt5xs4QzHSHTry_BOYArmpRr97U3R5I8Y0aVUgDcWJfLXokymxBbYB4bgYySpXoKcN_0DNli2pUlQJeLWs_czcJSIUXI2eOLud7d11-S0ZlqeXZGxpW-9PhuFnvtn9MfuWMOSQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Validation of electrical performance of an electronic package prior to fabrication</title><source>USPTO Issued Patents</source><creator>Budell, Timothy W ; Buffet, Patrick H ; Lussier, Craig P</creator><creatorcontrib>Budell, Timothy W ; Buffet, Patrick H ; Lussier, Craig P ; International Business Machines Corporation</creatorcontrib><description>An electrical resistance determination method. Input to the method includes a description of at least one electrical network within a substrate. The description includes specification of a plurality of first ports on a first side of the substrate, and a plurality of second ports on a second side of the substrate, for each electrical network. All of the first ports are electrically isolated from one another. All of the second ports are electrically connected to a common voltage. A computer readable program code, which is executed by a processor of a computer system computes for a first electrical network of the at least one electrical network an electrical resistance between each first port and a port of the second ports. The computer code may also display a perspective plot of the computed electrical resistances as a bar oriented about normal to each first port.</description><language>eng</language><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6978214$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6978214$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Budell, Timothy W</creatorcontrib><creatorcontrib>Buffet, Patrick H</creatorcontrib><creatorcontrib>Lussier, Craig P</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Validation of electrical performance of an electronic package prior to fabrication</title><description>An electrical resistance determination method. Input to the method includes a description of at least one electrical network within a substrate. The description includes specification of a plurality of first ports on a first side of the substrate, and a plurality of second ports on a second side of the substrate, for each electrical network. All of the first ports are electrically isolated from one another. All of the second ports are electrically connected to a common voltage. A computer readable program code, which is executed by a processor of a computer system computes for a first electrical network of the at least one electrical network an electrical resistance between each first port and a port of the second ports. The computer code may also display a perspective plot of the computed electrical resistances as a bar oriented about normal to each first port.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjEsKAjEQBbNxIeod-gKCP_ysB8W1iFt5xs4QzHSHTry_BOYArmpRr97U3R5I8Y0aVUgDcWJfLXokymxBbYB4bgYySpXoKcN_0DNli2pUlQJeLWs_czcJSIUXI2eOLud7d11-S0ZlqeXZGxpW-9PhuFnvtn9MfuWMOSQ</recordid><startdate>20051220</startdate><enddate>20051220</enddate><creator>Budell, Timothy W</creator><creator>Buffet, Patrick H</creator><creator>Lussier, Craig P</creator><scope>EFH</scope></search><sort><creationdate>20051220</creationdate><title>Validation of electrical performance of an electronic package prior to fabrication</title><author>Budell, Timothy W ; Buffet, Patrick H ; Lussier, Craig P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_069782143</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Budell, Timothy W</creatorcontrib><creatorcontrib>Buffet, Patrick H</creatorcontrib><creatorcontrib>Lussier, Craig P</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Budell, Timothy W</au><au>Buffet, Patrick H</au><au>Lussier, Craig P</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Validation of electrical performance of an electronic package prior to fabrication</title><date>2005-12-20</date><risdate>2005</risdate><abstract>An electrical resistance determination method. Input to the method includes a description of at least one electrical network within a substrate. The description includes specification of a plurality of first ports on a first side of the substrate, and a plurality of second ports on a second side of the substrate, for each electrical network. All of the first ports are electrically isolated from one another. All of the second ports are electrically connected to a common voltage. A computer readable program code, which is executed by a processor of a computer system computes for a first electrical network of the at least one electrical network an electrical resistance between each first port and a port of the second ports. The computer code may also display a perspective plot of the computed electrical resistances as a bar oriented about normal to each first port.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_06978214 |
source | USPTO Issued Patents |
title | Validation of electrical performance of an electronic package prior to fabrication |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T11%3A00%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Budell,%20Timothy%20W&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2005-12-20&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06978214%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |