Semiconductor device with self-aligned contact and its manufacture

A semiconductor memory device comprising: a first insulating film covering the upper and side surfaces of a gate electrode; a second insulating film formed on the substrate covering the first insulating film; a pair of contact holes formed through the second insulating film and reaching the impurity...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Itabashi, Kazuo, Tsuboi, Osamu, Yokoyama, Yuji, Inoue, Kenichi, Hashimoto, Koichi, Futo, Wataru
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Itabashi, Kazuo
Tsuboi, Osamu
Yokoyama, Yuji
Inoue, Kenichi
Hashimoto, Koichi
Futo, Wataru
description A semiconductor memory device comprising: a first insulating film covering the upper and side surfaces of a gate electrode; a second insulating film formed on the substrate covering the first insulating film; a pair of contact holes formed through the second insulating film and reaching the impurity diffusion regions; a conductive plug embedded in one of the contact holes; a third insulating film formed on the second insulating film covering the conductive plug, and having a first aperture on the other contact hole; a bit line formed on the third insulating film and connected to the other impurity diffusion region through the first aperture and the other contact hole; a fourth insulating film covering the upper and side surfaces of the bit line; a second aperture formed through the third insulating film in alignment with the fourth insulating film covering the side surface of the bit line; a storage electrode formed to extend over the bit line, insulated from the bit line by the third and fourth insulating films, and electrically connected to the conductive plug through the second aperture.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06936510</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06936510</sourcerecordid><originalsourceid>FETCH-uspatents_grants_069365103</originalsourceid><addsrcrecordid>eNrjZHAKTs3NTM7PSylNLskvUkhJLctMTlUozyzJUChOzUnTTczJTM9LTVEAKilJTC5RSMxLUcgsKVbITcwrTQMKlBal8jCwpiXmFKfyQmluBgU31xBnD93S4oLEktS8kuL49KJEEGVgZmlsZmpoYEyEEgApQjMz</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device with self-aligned contact and its manufacture</title><source>USPTO Issued Patents</source><creator>Itabashi, Kazuo ; Tsuboi, Osamu ; Yokoyama, Yuji ; Inoue, Kenichi ; Hashimoto, Koichi ; Futo, Wataru</creator><creatorcontrib>Itabashi, Kazuo ; Tsuboi, Osamu ; Yokoyama, Yuji ; Inoue, Kenichi ; Hashimoto, Koichi ; Futo, Wataru ; Fujitsu Limited</creatorcontrib><description>A semiconductor memory device comprising: a first insulating film covering the upper and side surfaces of a gate electrode; a second insulating film formed on the substrate covering the first insulating film; a pair of contact holes formed through the second insulating film and reaching the impurity diffusion regions; a conductive plug embedded in one of the contact holes; a third insulating film formed on the second insulating film covering the conductive plug, and having a first aperture on the other contact hole; a bit line formed on the third insulating film and connected to the other impurity diffusion region through the first aperture and the other contact hole; a fourth insulating film covering the upper and side surfaces of the bit line; a second aperture formed through the third insulating film in alignment with the fourth insulating film covering the side surface of the bit line; a storage electrode formed to extend over the bit line, insulated from the bit line by the third and fourth insulating films, and electrically connected to the conductive plug through the second aperture.</description><language>eng</language><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6936510$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,778,800,883,64026</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6936510$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Itabashi, Kazuo</creatorcontrib><creatorcontrib>Tsuboi, Osamu</creatorcontrib><creatorcontrib>Yokoyama, Yuji</creatorcontrib><creatorcontrib>Inoue, Kenichi</creatorcontrib><creatorcontrib>Hashimoto, Koichi</creatorcontrib><creatorcontrib>Futo, Wataru</creatorcontrib><creatorcontrib>Fujitsu Limited</creatorcontrib><title>Semiconductor device with self-aligned contact and its manufacture</title><description>A semiconductor memory device comprising: a first insulating film covering the upper and side surfaces of a gate electrode; a second insulating film formed on the substrate covering the first insulating film; a pair of contact holes formed through the second insulating film and reaching the impurity diffusion regions; a conductive plug embedded in one of the contact holes; a third insulating film formed on the second insulating film covering the conductive plug, and having a first aperture on the other contact hole; a bit line formed on the third insulating film and connected to the other impurity diffusion region through the first aperture and the other contact hole; a fourth insulating film covering the upper and side surfaces of the bit line; a second aperture formed through the third insulating film in alignment with the fourth insulating film covering the side surface of the bit line; a storage electrode formed to extend over the bit line, insulated from the bit line by the third and fourth insulating films, and electrically connected to the conductive plug through the second aperture.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHAKTs3NTM7PSylNLskvUkhJLctMTlUozyzJUChOzUnTTczJTM9LTVEAKilJTC5RSMxLUcgsKVbITcwrTQMKlBal8jCwpiXmFKfyQmluBgU31xBnD93S4oLEktS8kuL49KJEEGVgZmlsZmpoYEyEEgApQjMz</recordid><startdate>20050830</startdate><enddate>20050830</enddate><creator>Itabashi, Kazuo</creator><creator>Tsuboi, Osamu</creator><creator>Yokoyama, Yuji</creator><creator>Inoue, Kenichi</creator><creator>Hashimoto, Koichi</creator><creator>Futo, Wataru</creator><scope>EFH</scope></search><sort><creationdate>20050830</creationdate><title>Semiconductor device with self-aligned contact and its manufacture</title><author>Itabashi, Kazuo ; Tsuboi, Osamu ; Yokoyama, Yuji ; Inoue, Kenichi ; Hashimoto, Koichi ; Futo, Wataru</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_069365103</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Itabashi, Kazuo</creatorcontrib><creatorcontrib>Tsuboi, Osamu</creatorcontrib><creatorcontrib>Yokoyama, Yuji</creatorcontrib><creatorcontrib>Inoue, Kenichi</creatorcontrib><creatorcontrib>Hashimoto, Koichi</creatorcontrib><creatorcontrib>Futo, Wataru</creatorcontrib><creatorcontrib>Fujitsu Limited</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Itabashi, Kazuo</au><au>Tsuboi, Osamu</au><au>Yokoyama, Yuji</au><au>Inoue, Kenichi</au><au>Hashimoto, Koichi</au><au>Futo, Wataru</au><aucorp>Fujitsu Limited</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device with self-aligned contact and its manufacture</title><date>2005-08-30</date><risdate>2005</risdate><abstract>A semiconductor memory device comprising: a first insulating film covering the upper and side surfaces of a gate electrode; a second insulating film formed on the substrate covering the first insulating film; a pair of contact holes formed through the second insulating film and reaching the impurity diffusion regions; a conductive plug embedded in one of the contact holes; a third insulating film formed on the second insulating film covering the conductive plug, and having a first aperture on the other contact hole; a bit line formed on the third insulating film and connected to the other impurity diffusion region through the first aperture and the other contact hole; a fourth insulating film covering the upper and side surfaces of the bit line; a second aperture formed through the third insulating film in alignment with the fourth insulating film covering the side surface of the bit line; a storage electrode formed to extend over the bit line, insulated from the bit line by the third and fourth insulating films, and electrically connected to the conductive plug through the second aperture.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06936510
source USPTO Issued Patents
title Semiconductor device with self-aligned contact and its manufacture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T09%3A47%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Itabashi,%20Kazuo&rft.aucorp=Fujitsu%20Limited&rft.date=2005-08-30&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06936510%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true