External memory engine selectable pipeline architecture

External memory engine selectable pipeline architecture

An external memory engine selectable pipeline architecture provides external memory to a multi-thread packet processor which processes data packets using a multi-threaded pipelined machine wherein no instruction depends on a preceding instruction because each instruction in the pipeline is executed...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Modelski, Richard P, Craren, Michael J, Kristiansen, Adrian M
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Modelski, Richard P
Craren, Michael J
Kristiansen, Adrian M
description An external memory engine selectable pipeline architecture provides external memory to a multi-thread packet processor which processes data packets using a multi-threaded pipelined machine wherein no instruction depends on a preceding instruction because each instruction in the pipeline is executed for a different thread. The route switch packet architecture transfers a data packet from a flexible data input buffer to a packet task manager, dispatches the data packet from the packet task manager to a multi-threaded pipelined analysis machine, classifies the data packet in the analysis machine, modifies and forwards the data packet in a packet manipulator.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06934780</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06934780</sourcerecordid><originalsourceid>FETCH-uspatents_grants_069347803</originalsourceid><addsrcrecordid>eNrjZDB3rShJLcpLzFHITc3NL6pUSM1Lz8xLVShOzUlNLklMyklVKMgsSM0BiSUWJWdklgCFS4tSeRhY0xJzilN5oTQ3g4Kba4izh25pcUFiSWpeSXF8elEiiDIwszQ2MbcwMCZCCQDj8i91</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>External memory engine selectable pipeline architecture</title><source>USPTO Issued Patents</source><creator>Modelski, Richard P ; Craren, Michael J ; Kristiansen, Adrian M</creator><creatorcontrib>Modelski, Richard P ; Craren, Michael J ; Kristiansen, Adrian M ; Nortel Networks Limited</creatorcontrib><description>An external memory engine selectable pipeline architecture provides external memory to a multi-thread packet processor which processes data packets using a multi-threaded pipelined machine wherein no instruction depends on a preceding instruction because each instruction in the pipeline is executed for a different thread. The route switch packet architecture transfers a data packet from a flexible data input buffer to a packet task manager, dispatches the data packet from the packet task manager to a multi-threaded pipelined analysis machine, classifies the data packet in the analysis machine, modifies and forwards the data packet in a packet manipulator.</description><language>eng</language><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6934780$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,778,800,883,64024</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6934780$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Modelski, Richard P</creatorcontrib><creatorcontrib>Craren, Michael J</creatorcontrib><creatorcontrib>Kristiansen, Adrian M</creatorcontrib><creatorcontrib>Nortel Networks Limited</creatorcontrib><title>External memory engine selectable pipeline architecture</title><description>An external memory engine selectable pipeline architecture provides external memory to a multi-thread packet processor which processes data packets using a multi-threaded pipelined machine wherein no instruction depends on a preceding instruction because each instruction in the pipeline is executed for a different thread. The route switch packet architecture transfers a data packet from a flexible data input buffer to a packet task manager, dispatches the data packet from the packet task manager to a multi-threaded pipelined analysis machine, classifies the data packet in the analysis machine, modifies and forwards the data packet in a packet manipulator.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDB3rShJLcpLzFHITc3NL6pUSM1Lz8xLVShOzUlNLklMyklVKMgsSM0BiSUWJWdklgCFS4tSeRhY0xJzilN5oTQ3g4Kba4izh25pcUFiSWpeSXF8elEiiDIwszQ2MbcwMCZCCQDj8i91</recordid><startdate>20050823</startdate><enddate>20050823</enddate><creator>Modelski, Richard P</creator><creator>Craren, Michael J</creator><creator>Kristiansen, Adrian M</creator><scope>EFH</scope></search><sort><creationdate>20050823</creationdate><title>External memory engine selectable pipeline architecture</title><author>Modelski, Richard P ; Craren, Michael J ; Kristiansen, Adrian M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_069347803</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Modelski, Richard P</creatorcontrib><creatorcontrib>Craren, Michael J</creatorcontrib><creatorcontrib>Kristiansen, Adrian M</creatorcontrib><creatorcontrib>Nortel Networks Limited</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Modelski, Richard P</au><au>Craren, Michael J</au><au>Kristiansen, Adrian M</au><aucorp>Nortel Networks Limited</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>External memory engine selectable pipeline architecture</title><date>2005-08-23</date><risdate>2005</risdate><abstract>An external memory engine selectable pipeline architecture provides external memory to a multi-thread packet processor which processes data packets using a multi-threaded pipelined machine wherein no instruction depends on a preceding instruction because each instruction in the pipeline is executed for a different thread. The route switch packet architecture transfers a data packet from a flexible data input buffer to a packet task manager, dispatches the data packet from the packet task manager to a multi-threaded pipelined analysis machine, classifies the data packet in the analysis machine, modifies and forwards the data packet in a packet manipulator.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06934780
source USPTO Issued Patents
title External memory engine selectable pipeline architecture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T21%3A56%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Modelski,%20Richard%20P&rft.aucorp=Nortel%20Networks%20Limited&rft.date=2005-08-23&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06934780%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true