Erase method for a dual bit memory cell

Erase method for a dual bit memory cell

An erase methodology of flash memory cells in a multi-bit memory array with bits disposed in normal and complimentary locations. An erase verify of bits in the normal locations is performed and if a bit in the normal location fails and if the maximum erase pulse count has not been reached, erase pul...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hamilton, Darlene G, Ajimine, Eric M, Le, Binh, Hsia, Edward, Tanpairoj, Ken
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Hamilton, Darlene G
Ajimine, Eric M
Le, Binh
Hsia, Edward
Tanpairoj, Ken
description An erase methodology of flash memory cells in a multi-bit memory array with bits disposed in normal and complimentary locations. An erase verify of bits in the normal locations is performed and if a bit in the normal location fails and if the maximum erase pulse count has not been reached, erase pulses are applied to both the normal bit and the complimentary bit. An erase verify of bits in the complimentary locations is performed and if a bit in the complimentary location fails and if the maximum erase pulse count has not been reached, erase pulses are applied to both the complimentary and the normal bit locations. If the bits pass the erase verify, the bits are subjected to a soft programming verify. If the bits are overerased and if the soft programming pulse count has not been reached a soft programming pulse is applied to the overerased bit.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06901010</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06901010</sourcerecordid><originalsourceid>FETCH-uspatents_grants_069010103</originalsourceid><addsrcrecordid>eNrjZFB3LUosTlXITS3JyE9RSMsvUkhUSClNzFFIyiwBiubmF1UqJKfm5PAwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxJLUvJLi-PSiRBBlYGZpYAiExkQoAQAolCf1</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Erase method for a dual bit memory cell</title><source>USPTO Issued Patents</source><creator>Hamilton, Darlene G ; Ajimine, Eric M ; Le, Binh ; Hsia, Edward ; Tanpairoj, Ken</creator><creatorcontrib>Hamilton, Darlene G ; Ajimine, Eric M ; Le, Binh ; Hsia, Edward ; Tanpairoj, Ken ; Advanced Micro Devices, Inc</creatorcontrib><description>An erase methodology of flash memory cells in a multi-bit memory array with bits disposed in normal and complimentary locations. An erase verify of bits in the normal locations is performed and if a bit in the normal location fails and if the maximum erase pulse count has not been reached, erase pulses are applied to both the normal bit and the complimentary bit. An erase verify of bits in the complimentary locations is performed and if a bit in the complimentary location fails and if the maximum erase pulse count has not been reached, erase pulses are applied to both the complimentary and the normal bit locations. If the bits pass the erase verify, the bits are subjected to a soft programming verify. If the bits are overerased and if the soft programming pulse count has not been reached a soft programming pulse is applied to the overerased bit.</description><language>eng</language><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6901010$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64014</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6901010$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hamilton, Darlene G</creatorcontrib><creatorcontrib>Ajimine, Eric M</creatorcontrib><creatorcontrib>Le, Binh</creatorcontrib><creatorcontrib>Hsia, Edward</creatorcontrib><creatorcontrib>Tanpairoj, Ken</creatorcontrib><creatorcontrib>Advanced Micro Devices, Inc</creatorcontrib><title>Erase method for a dual bit memory cell</title><description>An erase methodology of flash memory cells in a multi-bit memory array with bits disposed in normal and complimentary locations. An erase verify of bits in the normal locations is performed and if a bit in the normal location fails and if the maximum erase pulse count has not been reached, erase pulses are applied to both the normal bit and the complimentary bit. An erase verify of bits in the complimentary locations is performed and if a bit in the complimentary location fails and if the maximum erase pulse count has not been reached, erase pulses are applied to both the complimentary and the normal bit locations. If the bits pass the erase verify, the bits are subjected to a soft programming verify. If the bits are overerased and if the soft programming pulse count has not been reached a soft programming pulse is applied to the overerased bit.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFB3LUosTlXITS3JyE9RSMsvUkhUSClNzFFIyiwBiubmF1UqJKfm5PAwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxJLUvJLi-PSiRBBlYGZpYAiExkQoAQAolCf1</recordid><startdate>20050531</startdate><enddate>20050531</enddate><creator>Hamilton, Darlene G</creator><creator>Ajimine, Eric M</creator><creator>Le, Binh</creator><creator>Hsia, Edward</creator><creator>Tanpairoj, Ken</creator><scope>EFH</scope></search><sort><creationdate>20050531</creationdate><title>Erase method for a dual bit memory cell</title><author>Hamilton, Darlene G ; Ajimine, Eric M ; Le, Binh ; Hsia, Edward ; Tanpairoj, Ken</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_069010103</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Hamilton, Darlene G</creatorcontrib><creatorcontrib>Ajimine, Eric M</creatorcontrib><creatorcontrib>Le, Binh</creatorcontrib><creatorcontrib>Hsia, Edward</creatorcontrib><creatorcontrib>Tanpairoj, Ken</creatorcontrib><creatorcontrib>Advanced Micro Devices, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hamilton, Darlene G</au><au>Ajimine, Eric M</au><au>Le, Binh</au><au>Hsia, Edward</au><au>Tanpairoj, Ken</au><aucorp>Advanced Micro Devices, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Erase method for a dual bit memory cell</title><date>2005-05-31</date><risdate>2005</risdate><abstract>An erase methodology of flash memory cells in a multi-bit memory array with bits disposed in normal and complimentary locations. An erase verify of bits in the normal locations is performed and if a bit in the normal location fails and if the maximum erase pulse count has not been reached, erase pulses are applied to both the normal bit and the complimentary bit. An erase verify of bits in the complimentary locations is performed and if a bit in the complimentary location fails and if the maximum erase pulse count has not been reached, erase pulses are applied to both the complimentary and the normal bit locations. If the bits pass the erase verify, the bits are subjected to a soft programming verify. If the bits are overerased and if the soft programming pulse count has not been reached a soft programming pulse is applied to the overerased bit.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06901010
source USPTO Issued Patents
title Erase method for a dual bit memory cell
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T09%3A15%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hamilton,%20Darlene%20G&rft.aucorp=Advanced%20Micro%20Devices,%20Inc&rft.date=2005-05-31&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06901010%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true