Semiconductor integrated circuit having a function determination circuit

REF DD P1 P1 P1 P1 P1 P1 DC voltage Vproduced in an LSI and having a value between power supply voltage Vand the ground potential is applied to the gate electrode of pMOS transistor Qwhich forms a function determination circuit. Since the gate voltage of a transistor Qis lower than that in a convent...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Chonan, Toru
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Chonan, Toru
description REF DD P1 P1 P1 P1 P1 P1 DC voltage Vproduced in an LSI and having a value between power supply voltage Vand the ground potential is applied to the gate electrode of pMOS transistor Qwhich forms a function determination circuit. Since the gate voltage of a transistor Qis lower than that in a conventional function determination circuit, current through the transistor Qis reduced. Hence, the gate length of the transistor Qcan be reduced. When a second pMOS transistor is connected in parallel to the transistor Qso that the transistor has a function for supplying charge to junction A when power is fed to the LSI, the area of the transistor Qcan be further reduced. When a voltage produced for a purpose other than for the function determination circuit such as a step-down power supply of the LSI is used as DC voltage, the area of the transistor can be reduced.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06885232</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06885232</sourcerecordid><originalsourceid>FETCH-uspatents_grants_068852323</originalsourceid><addsrcrecordid>eNrjZPAITs3NTM7PSylNLskvUsjMK0lNL0osSU1RSM4sSi7NLFHISCzLzEtXSFRIK81LLsnMz1NISS1JLcrNzEsE86DqeBhY0xJzilN5oTQ3g4Kba4izh25pcQHQvLyS4nigwSDKwMzCwtTI2MiYCCUA2lw2JA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor integrated circuit having a function determination circuit</title><source>USPTO Issued Patents</source><creator>Chonan, Toru</creator><creatorcontrib>Chonan, Toru ; Elpida Memory, INC</creatorcontrib><description>REF DD P1 P1 P1 P1 P1 P1 DC voltage Vproduced in an LSI and having a value between power supply voltage Vand the ground potential is applied to the gate electrode of pMOS transistor Qwhich forms a function determination circuit. Since the gate voltage of a transistor Qis lower than that in a conventional function determination circuit, current through the transistor Qis reduced. Hence, the gate length of the transistor Qcan be reduced. When a second pMOS transistor is connected in parallel to the transistor Qso that the transistor has a function for supplying charge to junction A when power is fed to the LSI, the area of the transistor Qcan be further reduced. When a voltage produced for a purpose other than for the function determination circuit such as a step-down power supply of the LSI is used as DC voltage, the area of the transistor can be reduced.</description><language>eng</language><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6885232$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64037</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6885232$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chonan, Toru</creatorcontrib><creatorcontrib>Elpida Memory, INC</creatorcontrib><title>Semiconductor integrated circuit having a function determination circuit</title><description>REF DD P1 P1 P1 P1 P1 P1 DC voltage Vproduced in an LSI and having a value between power supply voltage Vand the ground potential is applied to the gate electrode of pMOS transistor Qwhich forms a function determination circuit. Since the gate voltage of a transistor Qis lower than that in a conventional function determination circuit, current through the transistor Qis reduced. Hence, the gate length of the transistor Qcan be reduced. When a second pMOS transistor is connected in parallel to the transistor Qso that the transistor has a function for supplying charge to junction A when power is fed to the LSI, the area of the transistor Qcan be further reduced. When a voltage produced for a purpose other than for the function determination circuit such as a step-down power supply of the LSI is used as DC voltage, the area of the transistor can be reduced.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZPAITs3NTM7PSylNLskvUsjMK0lNL0osSU1RSM4sSi7NLFHISCzLzEtXSFRIK81LLsnMz1NISS1JLcrNzEsE86DqeBhY0xJzilN5oTQ3g4Kba4izh25pcQHQvLyS4nigwSDKwMzCwtTI2MiYCCUA2lw2JA</recordid><startdate>20050426</startdate><enddate>20050426</enddate><creator>Chonan, Toru</creator><scope>EFH</scope></search><sort><creationdate>20050426</creationdate><title>Semiconductor integrated circuit having a function determination circuit</title><author>Chonan, Toru</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_068852323</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Chonan, Toru</creatorcontrib><creatorcontrib>Elpida Memory, INC</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chonan, Toru</au><aucorp>Elpida Memory, INC</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor integrated circuit having a function determination circuit</title><date>2005-04-26</date><risdate>2005</risdate><abstract>REF DD P1 P1 P1 P1 P1 P1 DC voltage Vproduced in an LSI and having a value between power supply voltage Vand the ground potential is applied to the gate electrode of pMOS transistor Qwhich forms a function determination circuit. Since the gate voltage of a transistor Qis lower than that in a conventional function determination circuit, current through the transistor Qis reduced. Hence, the gate length of the transistor Qcan be reduced. When a second pMOS transistor is connected in parallel to the transistor Qso that the transistor has a function for supplying charge to junction A when power is fed to the LSI, the area of the transistor Qcan be further reduced. When a voltage produced for a purpose other than for the function determination circuit such as a step-down power supply of the LSI is used as DC voltage, the area of the transistor can be reduced.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06885232
source USPTO Issued Patents
title Semiconductor integrated circuit having a function determination circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T17%3A09%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chonan,%20Toru&rft.aucorp=Elpida%20Memory,%20INC&rft.date=2005-04-26&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06885232%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true