Method and low voltage CMOS circuit for generating voltage and current references
A method and a low voltage, complementary metal oxide semiconductor (CMOS) circuit are provided for generating voltage and current references with a low voltage power supply. A voltage generating circuit provides a voltage reference and is formed by a plurality of CMOS transistors and a resistor. An...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Lukes, Eric John Rosno, Patrick Lee Strom, James David Woeste, Dana Marie |
description | A method and a low voltage, complementary metal oxide semiconductor (CMOS) circuit are provided for generating voltage and current references with a low voltage power supply. A voltage generating circuit provides a voltage reference and is formed by a plurality of CMOS transistors and a resistor. An operational amplifier includes a differential pair of CMOS transistors. The first voltage reference is applied to an input of the differential pair of transistors and an output of the differential pair of transistors providing a second voltage reference. The operational amplifier includes a plurality of current reference transistors. A first voltage generating circuit generates a first voltage and a second voltage generating circuit generating a second voltage. The first and second voltage generating circuits are formed by a plurality of CMOS transistors. The generated first and second voltages are applied to the voltage reference generating circuit and current reference transistors. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06859092</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06859092</sourcerecordid><originalsourceid>FETCH-uspatents_grants_068590923</originalsourceid><addsrcrecordid>eNrjZAj0TS3JyE9RSMxLUcjJL1coy88pSUxPVXD29Q9WSM4sSi7NLFFIyy9SSE_NSy1KLMnMS4erAelJLi0qSs0rUShKTUsFMpJTi3kYWNMSc4pTeaE0N4OCm2uIs4duaXFBYglQbXF8elEiiDIwszC1NLA0MiZCCQBPgThG</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and low voltage CMOS circuit for generating voltage and current references</title><source>USPTO Issued Patents</source><creator>Lukes, Eric John ; Rosno, Patrick Lee ; Strom, James David ; Woeste, Dana Marie</creator><creatorcontrib>Lukes, Eric John ; Rosno, Patrick Lee ; Strom, James David ; Woeste, Dana Marie ; International Business Machines Corporation</creatorcontrib><description>A method and a low voltage, complementary metal oxide semiconductor (CMOS) circuit are provided for generating voltage and current references with a low voltage power supply. A voltage generating circuit provides a voltage reference and is formed by a plurality of CMOS transistors and a resistor. An operational amplifier includes a differential pair of CMOS transistors. The first voltage reference is applied to an input of the differential pair of transistors and an output of the differential pair of transistors providing a second voltage reference. The operational amplifier includes a plurality of current reference transistors. A first voltage generating circuit generates a first voltage and a second voltage generating circuit generating a second voltage. The first and second voltage generating circuits are formed by a plurality of CMOS transistors. The generated first and second voltages are applied to the voltage reference generating circuit and current reference transistors.</description><language>eng</language><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6859092$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,777,799,882,64019</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6859092$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lukes, Eric John</creatorcontrib><creatorcontrib>Rosno, Patrick Lee</creatorcontrib><creatorcontrib>Strom, James David</creatorcontrib><creatorcontrib>Woeste, Dana Marie</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Method and low voltage CMOS circuit for generating voltage and current references</title><description>A method and a low voltage, complementary metal oxide semiconductor (CMOS) circuit are provided for generating voltage and current references with a low voltage power supply. A voltage generating circuit provides a voltage reference and is formed by a plurality of CMOS transistors and a resistor. An operational amplifier includes a differential pair of CMOS transistors. The first voltage reference is applied to an input of the differential pair of transistors and an output of the differential pair of transistors providing a second voltage reference. The operational amplifier includes a plurality of current reference transistors. A first voltage generating circuit generates a first voltage and a second voltage generating circuit generating a second voltage. The first and second voltage generating circuits are formed by a plurality of CMOS transistors. The generated first and second voltages are applied to the voltage reference generating circuit and current reference transistors.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZAj0TS3JyE9RSMxLUcjJL1coy88pSUxPVXD29Q9WSM4sSi7NLFFIyy9SSE_NSy1KLMnMS4erAelJLi0qSs0rUShKTUsFMpJTi3kYWNMSc4pTeaE0N4OCm2uIs4duaXFBYglQbXF8elEiiDIwszC1NLA0MiZCCQBPgThG</recordid><startdate>20050222</startdate><enddate>20050222</enddate><creator>Lukes, Eric John</creator><creator>Rosno, Patrick Lee</creator><creator>Strom, James David</creator><creator>Woeste, Dana Marie</creator><scope>EFH</scope></search><sort><creationdate>20050222</creationdate><title>Method and low voltage CMOS circuit for generating voltage and current references</title><author>Lukes, Eric John ; Rosno, Patrick Lee ; Strom, James David ; Woeste, Dana Marie</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_068590923</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Lukes, Eric John</creatorcontrib><creatorcontrib>Rosno, Patrick Lee</creatorcontrib><creatorcontrib>Strom, James David</creatorcontrib><creatorcontrib>Woeste, Dana Marie</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lukes, Eric John</au><au>Rosno, Patrick Lee</au><au>Strom, James David</au><au>Woeste, Dana Marie</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and low voltage CMOS circuit for generating voltage and current references</title><date>2005-02-22</date><risdate>2005</risdate><abstract>A method and a low voltage, complementary metal oxide semiconductor (CMOS) circuit are provided for generating voltage and current references with a low voltage power supply. A voltage generating circuit provides a voltage reference and is formed by a plurality of CMOS transistors and a resistor. An operational amplifier includes a differential pair of CMOS transistors. The first voltage reference is applied to an input of the differential pair of transistors and an output of the differential pair of transistors providing a second voltage reference. The operational amplifier includes a plurality of current reference transistors. A first voltage generating circuit generates a first voltage and a second voltage generating circuit generating a second voltage. The first and second voltage generating circuits are formed by a plurality of CMOS transistors. The generated first and second voltages are applied to the voltage reference generating circuit and current reference transistors.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_06859092 |
source | USPTO Issued Patents |
title | Method and low voltage CMOS circuit for generating voltage and current references |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T09%3A00%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lukes,%20Eric%20John&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2005-02-22&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06859092%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |