Method for moat nitride pull back for shallow trench isolation

This invention relates generally to the field of integrated circuit fabrication, and more particularly to a method for moat nitride pull back for shallow trench isolation. A method of fabricating a shallow trench isolation structure includes forming outwardly of a semiconductor layer a first oxide l...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Mehrad, Freidoon, Chen, Zhihao, Deloach, Juanita
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Mehrad, Freidoon
Chen, Zhihao
Deloach, Juanita
description This invention relates generally to the field of integrated circuit fabrication, and more particularly to a method for moat nitride pull back for shallow trench isolation. A method of fabricating a shallow trench isolation structure includes forming outwardly of a semiconductor layer a first oxide layer. A nitride layer is formed outwardly of the first oxide layer. A second oxide layer is formed outwardly of the nitride layer. A trench is formed through the first oxide layer, the nitride layer, and the second oxide layer and into the semiconductor layer. With the second oxide layer protecting an upper surface of the nitride layer, the nitride layer is etched to form a lateral recessed side boundary of the trench at the nitride layer. The shallow trench isolation layer is formed in the trench.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06818526</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06818526</sourcerecordid><originalsourceid>FETCH-uspatents_grants_068185263</originalsourceid><addsrcrecordid>eNrjZLDzTS3JyE9RSMsvUsjNTyxRyMssKcpMSVUoKM3JUUhKTM4GSxVnJObk5JcrlBSl5iVnKGQW5-cklmTm5_EwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxJLUvJLi-PSiRBBlYGZhaGFqZGZMhBIAEJAxaA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for moat nitride pull back for shallow trench isolation</title><source>USPTO Issued Patents</source><creator>Mehrad, Freidoon ; Chen, Zhihao ; Deloach, Juanita</creator><creatorcontrib>Mehrad, Freidoon ; Chen, Zhihao ; Deloach, Juanita ; Texas Instruments Incorporated</creatorcontrib><description>This invention relates generally to the field of integrated circuit fabrication, and more particularly to a method for moat nitride pull back for shallow trench isolation. A method of fabricating a shallow trench isolation structure includes forming outwardly of a semiconductor layer a first oxide layer. A nitride layer is formed outwardly of the first oxide layer. A second oxide layer is formed outwardly of the nitride layer. A trench is formed through the first oxide layer, the nitride layer, and the second oxide layer and into the semiconductor layer. With the second oxide layer protecting an upper surface of the nitride layer, the nitride layer is etched to form a lateral recessed side boundary of the trench at the nitride layer. The shallow trench isolation layer is formed in the trench.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6818526$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6818526$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Mehrad, Freidoon</creatorcontrib><creatorcontrib>Chen, Zhihao</creatorcontrib><creatorcontrib>Deloach, Juanita</creatorcontrib><creatorcontrib>Texas Instruments Incorporated</creatorcontrib><title>Method for moat nitride pull back for shallow trench isolation</title><description>This invention relates generally to the field of integrated circuit fabrication, and more particularly to a method for moat nitride pull back for shallow trench isolation. A method of fabricating a shallow trench isolation structure includes forming outwardly of a semiconductor layer a first oxide layer. A nitride layer is formed outwardly of the first oxide layer. A second oxide layer is formed outwardly of the nitride layer. A trench is formed through the first oxide layer, the nitride layer, and the second oxide layer and into the semiconductor layer. With the second oxide layer protecting an upper surface of the nitride layer, the nitride layer is etched to form a lateral recessed side boundary of the trench at the nitride layer. The shallow trench isolation layer is formed in the trench.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLDzTS3JyE9RSMsvUsjNTyxRyMssKcpMSVUoKM3JUUhKTM4GSxVnJObk5JcrlBSl5iVnKGQW5-cklmTm5_EwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxJLUvJLi-PSiRBBlYGZhaGFqZGZMhBIAEJAxaA</recordid><startdate>20041116</startdate><enddate>20041116</enddate><creator>Mehrad, Freidoon</creator><creator>Chen, Zhihao</creator><creator>Deloach, Juanita</creator><scope>EFH</scope></search><sort><creationdate>20041116</creationdate><title>Method for moat nitride pull back for shallow trench isolation</title><author>Mehrad, Freidoon ; Chen, Zhihao ; Deloach, Juanita</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_068185263</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Mehrad, Freidoon</creatorcontrib><creatorcontrib>Chen, Zhihao</creatorcontrib><creatorcontrib>Deloach, Juanita</creatorcontrib><creatorcontrib>Texas Instruments Incorporated</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Mehrad, Freidoon</au><au>Chen, Zhihao</au><au>Deloach, Juanita</au><aucorp>Texas Instruments Incorporated</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for moat nitride pull back for shallow trench isolation</title><date>2004-11-16</date><risdate>2004</risdate><abstract>This invention relates generally to the field of integrated circuit fabrication, and more particularly to a method for moat nitride pull back for shallow trench isolation. A method of fabricating a shallow trench isolation structure includes forming outwardly of a semiconductor layer a first oxide layer. A nitride layer is formed outwardly of the first oxide layer. A second oxide layer is formed outwardly of the nitride layer. A trench is formed through the first oxide layer, the nitride layer, and the second oxide layer and into the semiconductor layer. With the second oxide layer protecting an upper surface of the nitride layer, the nitride layer is etched to form a lateral recessed side boundary of the trench at the nitride layer. The shallow trench isolation layer is formed in the trench.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06818526
source USPTO Issued Patents
title Method for moat nitride pull back for shallow trench isolation
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T12%3A28%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Mehrad,%20Freidoon&rft.aucorp=Texas%20Instruments%20Incorporated&rft.date=2004-11-16&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06818526%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true