Automatic clock tuning method, automatic clock tuning control system and apparatus having automatic clock tuning function

1) Field of the Invention The present invention relates to a system which cuts the labor needed for clock tuning and guarantees only an operating margin needed in the real operation to exhibit the maximum of system performance. Therefore, according to the invention, a data pattern generated by a dat...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Yoshimura, Katsuyoshi, Yamaguchi, Kazue
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Yoshimura, Katsuyoshi
Yamaguchi, Kazue
description 1) Field of the Invention The present invention relates to a system which cuts the labor needed for clock tuning and guarantees only an operating margin needed in the real operation to exhibit the maximum of system performance. Therefore, according to the invention, a data pattern generated by a data pattern generating circuit in a transmission side component is sent through a transmission latch to a data bus, and a data pattern verifying circuit in a receive side component verifies the data transfer between the components on the basis of the data pattern a receive latch receives from the transmission side component. According to the verification result, an automatic clock tuning control circuit adjusts a phase of a clock to the transmission latch and a phase of a clock to the receive latch so that the data transfer from the component to the component is made within a predetermined number of clock cycles. The system according the invention is applicable, for example, to an information processing system comprising a plurality of components among which data interchange takes place.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06798856</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06798856</sourcerecordid><originalsourceid>FETCH-uspatents_grants_067988563</originalsourceid><addsrcrecordid>eNqNi0EKwjAQAHPxIOof9gEKgljrUUrFB3iXJU3bYLIbshuhv5eCRwVPc5iZpZkuRTmiegs2sH2CFvI0QHQ6crcF_K4tk2YOIJOoi4DUAaaEGbUIjPiamx9rX8iqZ1qbRY9B3ObDlYFre29uuyIJ1ZHKY8g4Y1-dznV9rA5_JG8kR0ii</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Automatic clock tuning method, automatic clock tuning control system and apparatus having automatic clock tuning function</title><source>USPTO Issued Patents</source><creator>Yoshimura, Katsuyoshi ; Yamaguchi, Kazue</creator><creatorcontrib>Yoshimura, Katsuyoshi ; Yamaguchi, Kazue ; Fujitsu Limited</creatorcontrib><description>1) Field of the Invention The present invention relates to a system which cuts the labor needed for clock tuning and guarantees only an operating margin needed in the real operation to exhibit the maximum of system performance. Therefore, according to the invention, a data pattern generated by a data pattern generating circuit in a transmission side component is sent through a transmission latch to a data bus, and a data pattern verifying circuit in a receive side component verifies the data transfer between the components on the basis of the data pattern a receive latch receives from the transmission side component. According to the verification result, an automatic clock tuning control circuit adjusts a phase of a clock to the transmission latch and a phase of a clock to the receive latch so that the data transfer from the component to the component is made within a predetermined number of clock cycles. The system according the invention is applicable, for example, to an information processing system comprising a plurality of components among which data interchange takes place.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6798856$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6798856$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Yoshimura, Katsuyoshi</creatorcontrib><creatorcontrib>Yamaguchi, Kazue</creatorcontrib><creatorcontrib>Fujitsu Limited</creatorcontrib><title>Automatic clock tuning method, automatic clock tuning control system and apparatus having automatic clock tuning function</title><description>1) Field of the Invention The present invention relates to a system which cuts the labor needed for clock tuning and guarantees only an operating margin needed in the real operation to exhibit the maximum of system performance. Therefore, according to the invention, a data pattern generated by a data pattern generating circuit in a transmission side component is sent through a transmission latch to a data bus, and a data pattern verifying circuit in a receive side component verifies the data transfer between the components on the basis of the data pattern a receive latch receives from the transmission side component. According to the verification result, an automatic clock tuning control circuit adjusts a phase of a clock to the transmission latch and a phase of a clock to the receive latch so that the data transfer from the component to the component is made within a predetermined number of clock cycles. The system according the invention is applicable, for example, to an information processing system comprising a plurality of components among which data interchange takes place.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNi0EKwjAQAHPxIOof9gEKgljrUUrFB3iXJU3bYLIbshuhv5eCRwVPc5iZpZkuRTmiegs2sH2CFvI0QHQ6crcF_K4tk2YOIJOoi4DUAaaEGbUIjPiamx9rX8iqZ1qbRY9B3ObDlYFre29uuyIJ1ZHKY8g4Y1-dznV9rA5_JG8kR0ii</recordid><startdate>20040928</startdate><enddate>20040928</enddate><creator>Yoshimura, Katsuyoshi</creator><creator>Yamaguchi, Kazue</creator><scope>EFH</scope></search><sort><creationdate>20040928</creationdate><title>Automatic clock tuning method, automatic clock tuning control system and apparatus having automatic clock tuning function</title><author>Yoshimura, Katsuyoshi ; Yamaguchi, Kazue</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_067988563</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Yoshimura, Katsuyoshi</creatorcontrib><creatorcontrib>Yamaguchi, Kazue</creatorcontrib><creatorcontrib>Fujitsu Limited</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yoshimura, Katsuyoshi</au><au>Yamaguchi, Kazue</au><aucorp>Fujitsu Limited</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Automatic clock tuning method, automatic clock tuning control system and apparatus having automatic clock tuning function</title><date>2004-09-28</date><risdate>2004</risdate><abstract>1) Field of the Invention The present invention relates to a system which cuts the labor needed for clock tuning and guarantees only an operating margin needed in the real operation to exhibit the maximum of system performance. Therefore, according to the invention, a data pattern generated by a data pattern generating circuit in a transmission side component is sent through a transmission latch to a data bus, and a data pattern verifying circuit in a receive side component verifies the data transfer between the components on the basis of the data pattern a receive latch receives from the transmission side component. According to the verification result, an automatic clock tuning control circuit adjusts a phase of a clock to the transmission latch and a phase of a clock to the receive latch so that the data transfer from the component to the component is made within a predetermined number of clock cycles. The system according the invention is applicable, for example, to an information processing system comprising a plurality of components among which data interchange takes place.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06798856
source USPTO Issued Patents
title Automatic clock tuning method, automatic clock tuning control system and apparatus having automatic clock tuning function
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-16T05%3A53%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Yoshimura,%20Katsuyoshi&rft.aucorp=Fujitsu%20Limited&rft.date=2004-09-28&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06798856%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true