Integrated circuit base transistor structure and associated programmable cell library

The present invention relates generally to integrated circuits and integrated circuit design processes, and more particularly to a base transistor structure that may be used to implement programmable cells in integrated circuits. A base transistor structure and associated programmable cell library c...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Cebenko, Stephen R, Rhein, David A, Schadt, John A, Yeager, Brian W, Ziegenfus, Warren L
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Cebenko, Stephen R
Rhein, David A
Schadt, John A
Yeager, Brian W
Ziegenfus, Warren L
description The present invention relates generally to integrated circuits and integrated circuit design processes, and more particularly to a base transistor structure that may be used to implement programmable cells in integrated circuits. A base transistor structure and associated programmable cell library compatible with standard cell computer-aided design (CAD) tools are disclosed. In an illustrative embodiment of the invention, the base transistor structure is symmetric about one or more axes, and extends only a single grid of a standard cell CAD tool in width. The base transistor structure is advantageously configured in a manner that permits the utilization of gate isolation to separate active transistors in adjacent base transistor structures. The base transistor structure can be used to implement a programmable cell technology that is fully compatible with standard cell CAD tools.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06781170</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06781170</sourcerecordid><originalsourceid>FETCH-uspatents_grants_067811703</originalsourceid><addsrcrecordid>eNqNyzEOwjAMQNEsDAi4gy9QqRUSZUetYIcZOalBltKksp2B2xMQB2D6y39rd7sko6eg0QSBJRQ28KgEJpiU1bKAmpRgRQgwTYCqOfAXLJIrnWf0kSBQjBDZC8pr61YPjEq7XzcOxuF6OjdFlyqT6b3CT9pDf-y6vt3_sbwBEb07Bg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuit base transistor structure and associated programmable cell library</title><source>USPTO Issued Patents</source><creator>Cebenko, Stephen R ; Rhein, David A ; Schadt, John A ; Yeager, Brian W ; Ziegenfus, Warren L</creator><creatorcontrib>Cebenko, Stephen R ; Rhein, David A ; Schadt, John A ; Yeager, Brian W ; Ziegenfus, Warren L ; Lattice Semiconductor Corporation</creatorcontrib><description>The present invention relates generally to integrated circuits and integrated circuit design processes, and more particularly to a base transistor structure that may be used to implement programmable cells in integrated circuits. A base transistor structure and associated programmable cell library compatible with standard cell computer-aided design (CAD) tools are disclosed. In an illustrative embodiment of the invention, the base transistor structure is symmetric about one or more axes, and extends only a single grid of a standard cell CAD tool in width. The base transistor structure is advantageously configured in a manner that permits the utilization of gate isolation to separate active transistors in adjacent base transistor structures. The base transistor structure can be used to implement a programmable cell technology that is fully compatible with standard cell CAD tools.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6781170$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6781170$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Cebenko, Stephen R</creatorcontrib><creatorcontrib>Rhein, David A</creatorcontrib><creatorcontrib>Schadt, John A</creatorcontrib><creatorcontrib>Yeager, Brian W</creatorcontrib><creatorcontrib>Ziegenfus, Warren L</creatorcontrib><creatorcontrib>Lattice Semiconductor Corporation</creatorcontrib><title>Integrated circuit base transistor structure and associated programmable cell library</title><description>The present invention relates generally to integrated circuits and integrated circuit design processes, and more particularly to a base transistor structure that may be used to implement programmable cells in integrated circuits. A base transistor structure and associated programmable cell library compatible with standard cell computer-aided design (CAD) tools are disclosed. In an illustrative embodiment of the invention, the base transistor structure is symmetric about one or more axes, and extends only a single grid of a standard cell CAD tool in width. The base transistor structure is advantageously configured in a manner that permits the utilization of gate isolation to separate active transistors in adjacent base transistor structures. The base transistor structure can be used to implement a programmable cell technology that is fully compatible with standard cell CAD tools.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyzEOwjAMQNEsDAi4gy9QqRUSZUetYIcZOalBltKksp2B2xMQB2D6y39rd7sko6eg0QSBJRQ28KgEJpiU1bKAmpRgRQgwTYCqOfAXLJIrnWf0kSBQjBDZC8pr61YPjEq7XzcOxuF6OjdFlyqT6b3CT9pDf-y6vt3_sbwBEb07Bg</recordid><startdate>20040824</startdate><enddate>20040824</enddate><creator>Cebenko, Stephen R</creator><creator>Rhein, David A</creator><creator>Schadt, John A</creator><creator>Yeager, Brian W</creator><creator>Ziegenfus, Warren L</creator><scope>EFH</scope></search><sort><creationdate>20040824</creationdate><title>Integrated circuit base transistor structure and associated programmable cell library</title><author>Cebenko, Stephen R ; Rhein, David A ; Schadt, John A ; Yeager, Brian W ; Ziegenfus, Warren L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_067811703</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Cebenko, Stephen R</creatorcontrib><creatorcontrib>Rhein, David A</creatorcontrib><creatorcontrib>Schadt, John A</creatorcontrib><creatorcontrib>Yeager, Brian W</creatorcontrib><creatorcontrib>Ziegenfus, Warren L</creatorcontrib><creatorcontrib>Lattice Semiconductor Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cebenko, Stephen R</au><au>Rhein, David A</au><au>Schadt, John A</au><au>Yeager, Brian W</au><au>Ziegenfus, Warren L</au><aucorp>Lattice Semiconductor Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuit base transistor structure and associated programmable cell library</title><date>2004-08-24</date><risdate>2004</risdate><abstract>The present invention relates generally to integrated circuits and integrated circuit design processes, and more particularly to a base transistor structure that may be used to implement programmable cells in integrated circuits. A base transistor structure and associated programmable cell library compatible with standard cell computer-aided design (CAD) tools are disclosed. In an illustrative embodiment of the invention, the base transistor structure is symmetric about one or more axes, and extends only a single grid of a standard cell CAD tool in width. The base transistor structure is advantageously configured in a manner that permits the utilization of gate isolation to separate active transistors in adjacent base transistor structures. The base transistor structure can be used to implement a programmable cell technology that is fully compatible with standard cell CAD tools.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06781170
source USPTO Issued Patents
title Integrated circuit base transistor structure and associated programmable cell library
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T15%3A50%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Cebenko,%20Stephen%20R&rft.aucorp=Lattice%20Semiconductor%20Corporation&rft.date=2004-08-24&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06781170%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true