Buffer circuit for a peripheral interface circuit in an I/O node of a computer system

Buffer circuit for a peripheral interface circuit in an I/O node of a computer system

1. Field of the Invention A buffer circuit for a peripheral interface circuit in an I/O node of a computer system. A buffer circuit includes a first buffer and a second buffer. The first buffer may be configured to store a plurality of selected packet commands within a plurality of storage locations...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Askar, Tahsin
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Askar, Tahsin
description 1. Field of the Invention A buffer circuit for a peripheral interface circuit in an I/O node of a computer system. A buffer circuit includes a first buffer and a second buffer. The first buffer may be configured to store a plurality of selected packet commands within a plurality of storage locations. The second buffer is coupled to the first buffer and may be configured to store a plurality of index values. Each index value corresponds to one of the storage locations in the first buffer. The buffer circuit further includes a write logic circuit that is coupled between the first buffer and the second buffer. The write logic circuit may be configured to successively read each of the plurality of index values from the second buffer and to cause a selected packet command to be stored in each storage location corresponding to each of the plurality of index values within the first buffer.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06760791</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06760791</sourcerecordid><originalsourceid>FETCH-uspatents_grants_067607913</originalsourceid><addsrcrecordid>eNqNy7EKwjAURuEsDqK-w_8C0orQ4qpYdHLRWS7xXhtok3CTDL69FcTZ6SzfmZvbvoiwwjq1xWVIUBAiq4s9Kw1wPrMKWf4R50Ee5-oCHx6MINNgwxjLBJFeKfO4NDOhIfHq24VBd7weTuuSImX2Od2fSp_UTdvU7W6z_YO8ARWBORQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Buffer circuit for a peripheral interface circuit in an I/O node of a computer system</title><source>USPTO Issued Patents</source><creator>Askar, Tahsin</creator><creatorcontrib>Askar, Tahsin ; Advanced Micro Devices, Inc</creatorcontrib><description>1. Field of the Invention A buffer circuit for a peripheral interface circuit in an I/O node of a computer system. A buffer circuit includes a first buffer and a second buffer. The first buffer may be configured to store a plurality of selected packet commands within a plurality of storage locations. The second buffer is coupled to the first buffer and may be configured to store a plurality of index values. Each index value corresponds to one of the storage locations in the first buffer. The buffer circuit further includes a write logic circuit that is coupled between the first buffer and the second buffer. The write logic circuit may be configured to successively read each of the plurality of index values from the second buffer and to cause a selected packet command to be stored in each storage location corresponding to each of the plurality of index values within the first buffer.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6760791$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6760791$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Askar, Tahsin</creatorcontrib><creatorcontrib>Advanced Micro Devices, Inc</creatorcontrib><title>Buffer circuit for a peripheral interface circuit in an I/O node of a computer system</title><description>1. Field of the Invention A buffer circuit for a peripheral interface circuit in an I/O node of a computer system. A buffer circuit includes a first buffer and a second buffer. The first buffer may be configured to store a plurality of selected packet commands within a plurality of storage locations. The second buffer is coupled to the first buffer and may be configured to store a plurality of index values. Each index value corresponds to one of the storage locations in the first buffer. The buffer circuit further includes a write logic circuit that is coupled between the first buffer and the second buffer. The write logic circuit may be configured to successively read each of the plurality of index values from the second buffer and to cause a selected packet command to be stored in each storage location corresponding to each of the plurality of index values within the first buffer.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNy7EKwjAURuEsDqK-w_8C0orQ4qpYdHLRWS7xXhtok3CTDL69FcTZ6SzfmZvbvoiwwjq1xWVIUBAiq4s9Kw1wPrMKWf4R50Ee5-oCHx6MINNgwxjLBJFeKfO4NDOhIfHq24VBd7weTuuSImX2Od2fSp_UTdvU7W6z_YO8ARWBORQ</recordid><startdate>20040706</startdate><enddate>20040706</enddate><creator>Askar, Tahsin</creator><scope>EFH</scope></search><sort><creationdate>20040706</creationdate><title>Buffer circuit for a peripheral interface circuit in an I/O node of a computer system</title><author>Askar, Tahsin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_067607913</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Askar, Tahsin</creatorcontrib><creatorcontrib>Advanced Micro Devices, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Askar, Tahsin</au><aucorp>Advanced Micro Devices, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Buffer circuit for a peripheral interface circuit in an I/O node of a computer system</title><date>2004-07-06</date><risdate>2004</risdate><abstract>1. Field of the Invention A buffer circuit for a peripheral interface circuit in an I/O node of a computer system. A buffer circuit includes a first buffer and a second buffer. The first buffer may be configured to store a plurality of selected packet commands within a plurality of storage locations. The second buffer is coupled to the first buffer and may be configured to store a plurality of index values. Each index value corresponds to one of the storage locations in the first buffer. The buffer circuit further includes a write logic circuit that is coupled between the first buffer and the second buffer. The write logic circuit may be configured to successively read each of the plurality of index values from the second buffer and to cause a selected packet command to be stored in each storage location corresponding to each of the plurality of index values within the first buffer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06760791
source USPTO Issued Patents
title Buffer circuit for a peripheral interface circuit in an I/O node of a computer system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T04%3A28%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Askar,%20Tahsin&rft.aucorp=Advanced%20Micro%20Devices,%20Inc&rft.date=2004-07-06&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06760791%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true