Computer peripheral device that remains operable when central processor operations are suspended

Computer peripheral device that remains operable when central processor operations are suspended

The present invention relates generally to a method and apparatus to permit a computer system to receive information while the CPU is in a sleeping state, and more particularly to a peripheral device with multiple modes of operation that facilitate receiving and buffering data while the computer...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Bormann, David, Cline, Leslie E, Hart, Frank, Sritanyarantana, Siripong
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Bormann, David
Cline, Leslie E
Hart, Frank
Sritanyarantana, Siripong
description The present invention relates generally to a method and apparatus to permit a computer system to receive information while the CPU is in a sleeping state, and more particularly to a peripheral device with multiple modes of operation that facilitate receiving and buffering data while the computer's CPU is in a sleeping or suspended state. A peripheral device having a circuit to detect the power management state of a central processor, a first interface to receive data, and a second interface to couple the peripheral device to the central processor. The peripheral device prevents data transfers that would cause the central processor to change from a second power management state to a first power management state if the central processor is in the second power management state.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06748548</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06748548</sourcerecordid><originalsourceid>FETCH-uspatents_grants_067485483</originalsourceid><addsrcrecordid>eNqNzEEKwjAQheFsXIh6h7mAIFi1-6J4APc6Jk8bSJMwk-r1TdEDuPoX7-PNza1LQx4LhDLE5x7CgRxe3oJKz4UEA_uolOrO9wB694hkEcsksyQL1STfvfhUKQtIR82IDm5pZg8OitWvC0On46U7ryvgUm_0-hSestkfmnbXtNs_yAfyrj9A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Computer peripheral device that remains operable when central processor operations are suspended</title><source>USPTO Issued Patents</source><creator>Bormann, David ; Cline, Leslie E ; Hart, Frank ; Sritanyarantana, Siripong</creator><creatorcontrib>Bormann, David ; Cline, Leslie E ; Hart, Frank ; Sritanyarantana, Siripong ; Intel Corporation</creatorcontrib><description>The present invention relates generally to a method and apparatus to permit a computer system to receive information while the CPU is in a sleeping state, and more particularly to a peripheral device with multiple modes of operation that facilitate receiving and buffering data while the computer's CPU is in a sleeping or suspended state. A peripheral device having a circuit to detect the power management state of a central processor, a first interface to receive data, and a second interface to couple the peripheral device to the central processor. The peripheral device prevents data transfers that would cause the central processor to change from a second power management state to a first power management state if the central processor is in the second power management state.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6748548$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6748548$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Bormann, David</creatorcontrib><creatorcontrib>Cline, Leslie E</creatorcontrib><creatorcontrib>Hart, Frank</creatorcontrib><creatorcontrib>Sritanyarantana, Siripong</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Computer peripheral device that remains operable when central processor operations are suspended</title><description>The present invention relates generally to a method and apparatus to permit a computer system to receive information while the CPU is in a sleeping state, and more particularly to a peripheral device with multiple modes of operation that facilitate receiving and buffering data while the computer's CPU is in a sleeping or suspended state. A peripheral device having a circuit to detect the power management state of a central processor, a first interface to receive data, and a second interface to couple the peripheral device to the central processor. The peripheral device prevents data transfers that would cause the central processor to change from a second power management state to a first power management state if the central processor is in the second power management state.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNzEEKwjAQheFsXIh6h7mAIFi1-6J4APc6Jk8bSJMwk-r1TdEDuPoX7-PNza1LQx4LhDLE5x7CgRxe3oJKz4UEA_uolOrO9wB694hkEcsksyQL1STfvfhUKQtIR82IDm5pZg8OitWvC0On46U7ryvgUm_0-hSestkfmnbXtNs_yAfyrj9A</recordid><startdate>20040608</startdate><enddate>20040608</enddate><creator>Bormann, David</creator><creator>Cline, Leslie E</creator><creator>Hart, Frank</creator><creator>Sritanyarantana, Siripong</creator><scope>EFH</scope></search><sort><creationdate>20040608</creationdate><title>Computer peripheral device that remains operable when central processor operations are suspended</title><author>Bormann, David ; Cline, Leslie E ; Hart, Frank ; Sritanyarantana, Siripong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_067485483</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Bormann, David</creatorcontrib><creatorcontrib>Cline, Leslie E</creatorcontrib><creatorcontrib>Hart, Frank</creatorcontrib><creatorcontrib>Sritanyarantana, Siripong</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bormann, David</au><au>Cline, Leslie E</au><au>Hart, Frank</au><au>Sritanyarantana, Siripong</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Computer peripheral device that remains operable when central processor operations are suspended</title><date>2004-06-08</date><risdate>2004</risdate><abstract>The present invention relates generally to a method and apparatus to permit a computer system to receive information while the CPU is in a sleeping state, and more particularly to a peripheral device with multiple modes of operation that facilitate receiving and buffering data while the computer's CPU is in a sleeping or suspended state. A peripheral device having a circuit to detect the power management state of a central processor, a first interface to receive data, and a second interface to couple the peripheral device to the central processor. The peripheral device prevents data transfers that would cause the central processor to change from a second power management state to a first power management state if the central processor is in the second power management state.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06748548
source USPTO Issued Patents
title Computer peripheral device that remains operable when central processor operations are suspended
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T02%3A51%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Bormann,%20David&rft.aucorp=Intel%20Corporation&rft.date=2004-06-08&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06748548%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true