Electronic structures with reduced capacitance

This invention relates to passive components integrated on an integrated circuit chip, an integrated circuit carrier, and a circuit board. An apparatus and method is described incorporating one or more layers of SiCOH and one or more layers of patterned conductors in an integrated circuit chip. The...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Gates, Stephen McConnell, Grill, Alfred
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Gates, Stephen McConnell
Grill, Alfred
description This invention relates to passive components integrated on an integrated circuit chip, an integrated circuit carrier, and a circuit board. An apparatus and method is described incorporating one or more layers of SiCOH and one or more layers of patterned conductors in an integrated circuit chip. The invention overcomes the problem of capacitance by lowering the k of the delectric and overcomes the problem of breakdown voltage and the leakage curent by tailoring the composition of SiCOH.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06737727</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06737727</sourcerecordid><originalsourceid>FETCH-uspatents_grants_067377273</originalsourceid><addsrcrecordid>eNrjZNBzzUlNLinKz8tMViguKSpNLiktSi1WKM8syVAoSk0pTU5NUUhOLEhMzixJzEtO5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrAzNzY3NzI3JgIJQAM6ywB</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Electronic structures with reduced capacitance</title><source>USPTO Issued Patents</source><creator>Gates, Stephen McConnell ; Grill, Alfred</creator><creatorcontrib>Gates, Stephen McConnell ; Grill, Alfred ; International Business Machines Corporation</creatorcontrib><description>This invention relates to passive components integrated on an integrated circuit chip, an integrated circuit carrier, and a circuit board. An apparatus and method is described incorporating one or more layers of SiCOH and one or more layers of patterned conductors in an integrated circuit chip. The invention overcomes the problem of capacitance by lowering the k of the delectric and overcomes the problem of breakdown voltage and the leakage curent by tailoring the composition of SiCOH.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6737727$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6737727$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Gates, Stephen McConnell</creatorcontrib><creatorcontrib>Grill, Alfred</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Electronic structures with reduced capacitance</title><description>This invention relates to passive components integrated on an integrated circuit chip, an integrated circuit carrier, and a circuit board. An apparatus and method is described incorporating one or more layers of SiCOH and one or more layers of patterned conductors in an integrated circuit chip. The invention overcomes the problem of capacitance by lowering the k of the delectric and overcomes the problem of breakdown voltage and the leakage curent by tailoring the composition of SiCOH.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZNBzzUlNLinKz8tMViguKSpNLiktSi1WKM8syVAoSk0pTU5NUUhOLEhMzixJzEtO5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrAzNzY3NzI3JgIJQAM6ywB</recordid><startdate>20040518</startdate><enddate>20040518</enddate><creator>Gates, Stephen McConnell</creator><creator>Grill, Alfred</creator><scope>EFH</scope></search><sort><creationdate>20040518</creationdate><title>Electronic structures with reduced capacitance</title><author>Gates, Stephen McConnell ; Grill, Alfred</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_067377273</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Gates, Stephen McConnell</creatorcontrib><creatorcontrib>Grill, Alfred</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gates, Stephen McConnell</au><au>Grill, Alfred</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Electronic structures with reduced capacitance</title><date>2004-05-18</date><risdate>2004</risdate><abstract>This invention relates to passive components integrated on an integrated circuit chip, an integrated circuit carrier, and a circuit board. An apparatus and method is described incorporating one or more layers of SiCOH and one or more layers of patterned conductors in an integrated circuit chip. The invention overcomes the problem of capacitance by lowering the k of the delectric and overcomes the problem of breakdown voltage and the leakage curent by tailoring the composition of SiCOH.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06737727
source USPTO Issued Patents
title Electronic structures with reduced capacitance
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T04%3A10%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Gates,%20Stephen%20McConnell&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2004-05-18&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06737727%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true