Microelectronic substrate with integrated devices

Microelectronic substrate with integrated devices

1. Field of the Invention A microelectronic substrate including at least one microelectronic die disposed within an opening in a microelectronic substrate core, wherein an encapsulation material is disposed within portions of the opening not occupied by the microelectronic dice, or a plurality micro...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Vu, Quat T, Li, Jian, Towle, Steven
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Vu, Quat T
Li, Jian
Towle, Steven
description 1. Field of the Invention A microelectronic substrate including at least one microelectronic die disposed within an opening in a microelectronic substrate core, wherein an encapsulation material is disposed within portions of the opening not occupied by the microelectronic dice, or a plurality microelectronic dice encapsulated without the microelectronic substrate core. Interconnection layers of dielectric materials and conductive traces are then fabricated on the microelectronic die, the encapsulation material, and the microelectronic substrate core (if present) to form the microelectronic substrate.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06734534</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06734534</sourcerecordid><originalsourceid>FETCH-uspatents_grants_067345343</originalsourceid><addsrcrecordid>eNrjZDD0zUwuyk_NSU0uKcrPy0xWKC5NKi4pSixJVSjPLMlQyMwrSU0HcVMUUlLLMpNTi3kYWNMSc4pTeaE0N4OCm2uIs4duaXEBUF1eSXE8UAOIMjAzNzYxNTYxJkIJAL1vLUs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Microelectronic substrate with integrated devices</title><source>USPTO Issued Patents</source><creator>Vu, Quat T ; Li, Jian ; Towle, Steven</creator><creatorcontrib>Vu, Quat T ; Li, Jian ; Towle, Steven ; Intel Corporation</creatorcontrib><description>1. Field of the Invention A microelectronic substrate including at least one microelectronic die disposed within an opening in a microelectronic substrate core, wherein an encapsulation material is disposed within portions of the opening not occupied by the microelectronic dice, or a plurality microelectronic dice encapsulated without the microelectronic substrate core. Interconnection layers of dielectric materials and conductive traces are then fabricated on the microelectronic die, the encapsulation material, and the microelectronic substrate core (if present) to form the microelectronic substrate.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6734534$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6734534$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Vu, Quat T</creatorcontrib><creatorcontrib>Li, Jian</creatorcontrib><creatorcontrib>Towle, Steven</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Microelectronic substrate with integrated devices</title><description>1. Field of the Invention A microelectronic substrate including at least one microelectronic die disposed within an opening in a microelectronic substrate core, wherein an encapsulation material is disposed within portions of the opening not occupied by the microelectronic dice, or a plurality microelectronic dice encapsulated without the microelectronic substrate core. Interconnection layers of dielectric materials and conductive traces are then fabricated on the microelectronic die, the encapsulation material, and the microelectronic substrate core (if present) to form the microelectronic substrate.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDD0zUwuyk_NSU0uKcrPy0xWKC5NKi4pSixJVSjPLMlQyMwrSU0HcVMUUlLLMpNTi3kYWNMSc4pTeaE0N4OCm2uIs4duaXEBUF1eSXE8UAOIMjAzNzYxNTYxJkIJAL1vLUs</recordid><startdate>20040511</startdate><enddate>20040511</enddate><creator>Vu, Quat T</creator><creator>Li, Jian</creator><creator>Towle, Steven</creator><scope>EFH</scope></search><sort><creationdate>20040511</creationdate><title>Microelectronic substrate with integrated devices</title><author>Vu, Quat T ; Li, Jian ; Towle, Steven</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_067345343</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Vu, Quat T</creatorcontrib><creatorcontrib>Li, Jian</creatorcontrib><creatorcontrib>Towle, Steven</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Vu, Quat T</au><au>Li, Jian</au><au>Towle, Steven</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Microelectronic substrate with integrated devices</title><date>2004-05-11</date><risdate>2004</risdate><abstract>1. Field of the Invention A microelectronic substrate including at least one microelectronic die disposed within an opening in a microelectronic substrate core, wherein an encapsulation material is disposed within portions of the opening not occupied by the microelectronic dice, or a plurality microelectronic dice encapsulated without the microelectronic substrate core. Interconnection layers of dielectric materials and conductive traces are then fabricated on the microelectronic die, the encapsulation material, and the microelectronic substrate core (if present) to form the microelectronic substrate.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06734534
source USPTO Issued Patents
title Microelectronic substrate with integrated devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T19%3A42%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Vu,%20Quat%20T&rft.aucorp=Intel%20Corporation&rft.date=2004-05-11&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06734534%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true