Trench growth techniques using selective epitaxy

The present invention relates in general to trench semiconductor devices and, more particularly, to methods of forming trenches in a semiconductor devices. A masking material () is formed on a foundation layer () and a substrate (). A mask () is disposed onto the masking material () where a trench (...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Azam, Misbahul, Pearse, Jeffrey, Gass, Christopher J
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Azam, Misbahul
Pearse, Jeffrey
Gass, Christopher J
description The present invention relates in general to trench semiconductor devices and, more particularly, to methods of forming trenches in a semiconductor devices. A masking material () is formed on a foundation layer () and a substrate (). A mask () is disposed onto the masking material () where a trench () is desired to be formed. An etch step removes all of the masking material () except at regions where the mask () was formed leaving a protruding portion () with an opening () on either side. An epi layer (), is grown on the foundation layer () adjacent to the protruding portion () in the opening (). A wet oxide etch process is used to remove the protruding portion () leaving a trench () formed in the epi layer (). To complete the process, a silicon wet etch process is used to round off the corners at an edge () of the trench ().
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06730606</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06730606</sourcerecordid><originalsourceid>FETCH-uspatents_grants_067306063</originalsourceid><addsrcrecordid>eNrjZDAIKUrNS85QSC_KLy_JUChJTc7IyywsTS1WKC3OzEtXKE7NSU0uySxLVUgtyCxJrKjkYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDM3NjAzMDMmAglAHPILMM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Trench growth techniques using selective epitaxy</title><source>USPTO Issued Patents</source><creator>Azam, Misbahul ; Pearse, Jeffrey ; Gass, Christopher J</creator><creatorcontrib>Azam, Misbahul ; Pearse, Jeffrey ; Gass, Christopher J ; Semiconductor Components Industries, L.L.C</creatorcontrib><description>The present invention relates in general to trench semiconductor devices and, more particularly, to methods of forming trenches in a semiconductor devices. A masking material () is formed on a foundation layer () and a substrate (). A mask () is disposed onto the masking material () where a trench () is desired to be formed. An etch step removes all of the masking material () except at regions where the mask () was formed leaving a protruding portion () with an opening () on either side. An epi layer (), is grown on the foundation layer () adjacent to the protruding portion () in the opening (). A wet oxide etch process is used to remove the protruding portion () leaving a trench () formed in the epi layer (). To complete the process, a silicon wet etch process is used to round off the corners at an edge () of the trench ().</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6730606$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64016</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6730606$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Azam, Misbahul</creatorcontrib><creatorcontrib>Pearse, Jeffrey</creatorcontrib><creatorcontrib>Gass, Christopher J</creatorcontrib><creatorcontrib>Semiconductor Components Industries, L.L.C</creatorcontrib><title>Trench growth techniques using selective epitaxy</title><description>The present invention relates in general to trench semiconductor devices and, more particularly, to methods of forming trenches in a semiconductor devices. A masking material () is formed on a foundation layer () and a substrate (). A mask () is disposed onto the masking material () where a trench () is desired to be formed. An etch step removes all of the masking material () except at regions where the mask () was formed leaving a protruding portion () with an opening () on either side. An epi layer (), is grown on the foundation layer () adjacent to the protruding portion () in the opening (). A wet oxide etch process is used to remove the protruding portion () leaving a trench () formed in the epi layer (). To complete the process, a silicon wet etch process is used to round off the corners at an edge () of the trench ().</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDAIKUrNS85QSC_KLy_JUChJTc7IyywsTS1WKC3OzEtXKE7NSU0uySxLVUgtyCxJrKjkYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDM3NjAzMDMmAglAHPILMM</recordid><startdate>20040504</startdate><enddate>20040504</enddate><creator>Azam, Misbahul</creator><creator>Pearse, Jeffrey</creator><creator>Gass, Christopher J</creator><scope>EFH</scope></search><sort><creationdate>20040504</creationdate><title>Trench growth techniques using selective epitaxy</title><author>Azam, Misbahul ; Pearse, Jeffrey ; Gass, Christopher J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_067306063</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Azam, Misbahul</creatorcontrib><creatorcontrib>Pearse, Jeffrey</creatorcontrib><creatorcontrib>Gass, Christopher J</creatorcontrib><creatorcontrib>Semiconductor Components Industries, L.L.C</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Azam, Misbahul</au><au>Pearse, Jeffrey</au><au>Gass, Christopher J</au><aucorp>Semiconductor Components Industries, L.L.C</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Trench growth techniques using selective epitaxy</title><date>2004-05-04</date><risdate>2004</risdate><abstract>The present invention relates in general to trench semiconductor devices and, more particularly, to methods of forming trenches in a semiconductor devices. A masking material () is formed on a foundation layer () and a substrate (). A mask () is disposed onto the masking material () where a trench () is desired to be formed. An etch step removes all of the masking material () except at regions where the mask () was formed leaving a protruding portion () with an opening () on either side. An epi layer (), is grown on the foundation layer () adjacent to the protruding portion () in the opening (). A wet oxide etch process is used to remove the protruding portion () leaving a trench () formed in the epi layer (). To complete the process, a silicon wet etch process is used to round off the corners at an edge () of the trench ().</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06730606
source USPTO Issued Patents
title Trench growth techniques using selective epitaxy
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T06%3A37%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Azam,%20Misbahul&rft.aucorp=Semiconductor%20Components%20Industries,%20L.L.C&rft.date=2004-05-04&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06730606%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true