Semiconductor device

This invention relates to a semiconductor device of the surface mount type having a boundary scanning function. More particularly, the invention relates to an electronic circuit device in which the semiconductor device is mounted on a wiring board, such as technology that can be effectively applied...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Tsukimori, Akifumi, Kawasaki, Ikuya, Yoshioka, Shinichi, Noguchi, Koki
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Tsukimori, Akifumi
Kawasaki, Ikuya
Yoshioka, Shinichi
Noguchi, Koki
description This invention relates to a semiconductor device of the surface mount type having a boundary scanning function. More particularly, the invention relates to an electronic circuit device in which the semiconductor device is mounted on a wiring board, such as technology that can be effectively applied to a microcomputer or a microprocessor in which the external terminals that can be surface-mounted are arranged in the form of an array on the bottom surface of a CSP (chip-size package). A semiconductor device including a port circuit () connected to an internal circuit, external terminals to which the port circuit is connected and a boundary scanning circuit (), the boundary scanning circuit being the one that makes access to the external terminals through the test access terminals. The test access terminals are also used as predetermined external terminals among the external terminals. Selection means (to ) are provided for selectively determining whether the multi-use terminals (Pto P) be connected to the port circuit or to the boundary scanning circuit, and for selecting, as an initial state, the state where the multi-use terminals are connected to the boundary scanning circuit in response to the power-on reset. Since the test access terminals need not be dedicated, the boundary scanning function can be furnished while guaranteeing pin compatibility of external terminals. When the boundary scanning function is not utilized or when the port function of the multi-use terminals is not used despite of using the boundary scanning function, complete compatibility is guaranteed for the semiconductor device which is not furnished with the boundary scanning function.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06708304</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06708304</sourcerecordid><originalsourceid>FETCH-uspatents_grants_067083043</originalsourceid><addsrcrecordid>eNrjZBAJTs3NTM7PSylNLskvUkhJLctMTuVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMzcwMLYwMSYCCUASbAh0A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device</title><source>USPTO Issued Patents</source><creator>Tsukimori, Akifumi ; Kawasaki, Ikuya ; Yoshioka, Shinichi ; Noguchi, Koki</creator><creatorcontrib>Tsukimori, Akifumi ; Kawasaki, Ikuya ; Yoshioka, Shinichi ; Noguchi, Koki ; Renesas Technology Corporation</creatorcontrib><description>This invention relates to a semiconductor device of the surface mount type having a boundary scanning function. More particularly, the invention relates to an electronic circuit device in which the semiconductor device is mounted on a wiring board, such as technology that can be effectively applied to a microcomputer or a microprocessor in which the external terminals that can be surface-mounted are arranged in the form of an array on the bottom surface of a CSP (chip-size package). A semiconductor device including a port circuit () connected to an internal circuit, external terminals to which the port circuit is connected and a boundary scanning circuit (), the boundary scanning circuit being the one that makes access to the external terminals through the test access terminals. The test access terminals are also used as predetermined external terminals among the external terminals. Selection means (to ) are provided for selectively determining whether the multi-use terminals (Pto P) be connected to the port circuit or to the boundary scanning circuit, and for selecting, as an initial state, the state where the multi-use terminals are connected to the boundary scanning circuit in response to the power-on reset. Since the test access terminals need not be dedicated, the boundary scanning function can be furnished while guaranteeing pin compatibility of external terminals. When the boundary scanning function is not utilized or when the port function of the multi-use terminals is not used despite of using the boundary scanning function, complete compatibility is guaranteed for the semiconductor device which is not furnished with the boundary scanning function.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6708304$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6708304$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tsukimori, Akifumi</creatorcontrib><creatorcontrib>Kawasaki, Ikuya</creatorcontrib><creatorcontrib>Yoshioka, Shinichi</creatorcontrib><creatorcontrib>Noguchi, Koki</creatorcontrib><creatorcontrib>Renesas Technology Corporation</creatorcontrib><title>Semiconductor device</title><description>This invention relates to a semiconductor device of the surface mount type having a boundary scanning function. More particularly, the invention relates to an electronic circuit device in which the semiconductor device is mounted on a wiring board, such as technology that can be effectively applied to a microcomputer or a microprocessor in which the external terminals that can be surface-mounted are arranged in the form of an array on the bottom surface of a CSP (chip-size package). A semiconductor device including a port circuit () connected to an internal circuit, external terminals to which the port circuit is connected and a boundary scanning circuit (), the boundary scanning circuit being the one that makes access to the external terminals through the test access terminals. The test access terminals are also used as predetermined external terminals among the external terminals. Selection means (to ) are provided for selectively determining whether the multi-use terminals (Pto P) be connected to the port circuit or to the boundary scanning circuit, and for selecting, as an initial state, the state where the multi-use terminals are connected to the boundary scanning circuit in response to the power-on reset. Since the test access terminals need not be dedicated, the boundary scanning function can be furnished while guaranteeing pin compatibility of external terminals. When the boundary scanning function is not utilized or when the port function of the multi-use terminals is not used despite of using the boundary scanning function, complete compatibility is guaranteed for the semiconductor device which is not furnished with the boundary scanning function.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZBAJTs3NTM7PSylNLskvUkhJLctMTuVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMzcwMLYwMSYCCUASbAh0A</recordid><startdate>20040316</startdate><enddate>20040316</enddate><creator>Tsukimori, Akifumi</creator><creator>Kawasaki, Ikuya</creator><creator>Yoshioka, Shinichi</creator><creator>Noguchi, Koki</creator><scope>EFH</scope></search><sort><creationdate>20040316</creationdate><title>Semiconductor device</title><author>Tsukimori, Akifumi ; Kawasaki, Ikuya ; Yoshioka, Shinichi ; Noguchi, Koki</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_067083043</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Tsukimori, Akifumi</creatorcontrib><creatorcontrib>Kawasaki, Ikuya</creatorcontrib><creatorcontrib>Yoshioka, Shinichi</creatorcontrib><creatorcontrib>Noguchi, Koki</creatorcontrib><creatorcontrib>Renesas Technology Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tsukimori, Akifumi</au><au>Kawasaki, Ikuya</au><au>Yoshioka, Shinichi</au><au>Noguchi, Koki</au><aucorp>Renesas Technology Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device</title><date>2004-03-16</date><risdate>2004</risdate><abstract>This invention relates to a semiconductor device of the surface mount type having a boundary scanning function. More particularly, the invention relates to an electronic circuit device in which the semiconductor device is mounted on a wiring board, such as technology that can be effectively applied to a microcomputer or a microprocessor in which the external terminals that can be surface-mounted are arranged in the form of an array on the bottom surface of a CSP (chip-size package). A semiconductor device including a port circuit () connected to an internal circuit, external terminals to which the port circuit is connected and a boundary scanning circuit (), the boundary scanning circuit being the one that makes access to the external terminals through the test access terminals. The test access terminals are also used as predetermined external terminals among the external terminals. Selection means (to ) are provided for selectively determining whether the multi-use terminals (Pto P) be connected to the port circuit or to the boundary scanning circuit, and for selecting, as an initial state, the state where the multi-use terminals are connected to the boundary scanning circuit in response to the power-on reset. Since the test access terminals need not be dedicated, the boundary scanning function can be furnished while guaranteeing pin compatibility of external terminals. When the boundary scanning function is not utilized or when the port function of the multi-use terminals is not used despite of using the boundary scanning function, complete compatibility is guaranteed for the semiconductor device which is not furnished with the boundary scanning function.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06708304
source USPTO Issued Patents
title Semiconductor device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T22%3A26%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tsukimori,%20Akifumi&rft.aucorp=Renesas%20Technology%20Corporation&rft.date=2004-03-16&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06708304%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true