FRAM and method of fabricating the same

The present invention relates to a ferroelectric random access memory (FRAM) and to a method of fabricating the same, and more particularly the present invention relates to a capacitor structure of the FRAM device and to its method of fabrication. A FRAM having a ferroelectric capacitor comprises a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: An, Hyeong-Geun, Park, Soon-Oh
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator An, Hyeong-Geun
Park, Soon-Oh
description The present invention relates to a ferroelectric random access memory (FRAM) and to a method of fabricating the same, and more particularly the present invention relates to a capacitor structure of the FRAM device and to its method of fabrication. A FRAM having a ferroelectric capacitor comprises a cylindrical type bottom electrode. A ferroelectric film is thinly stacked over the bottom electrode, and the first portion of the top electrode formed over and conformal to the ferroelectric film. A void that is left between sidewalls of the first portion of the electrode over the ferroelectric film is then filled with fill material for a fill layer. The fill material of the fill layer is then planarized to be level with and expose an upper surface of the first portion of the top electrode. A second portion of the top electrode is then formed over the fill layer and in contact with the exposed, e.g. peripheral regions of the first portion of the electrode. The fill material of the fill layer may be formed of polysilicon, silicon oxide or other material such as another metal. Additionally, the fill layer may be formed of a fill material that has a superior gap fill capability or of a material that has a low stress relationship with respect to the capacitor's top metal.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06686620</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06686620</sourcerecordid><originalsourceid>FETCH-uspatents_grants_066866203</originalsourceid><addsrcrecordid>eNrjZFB3C3L0VUjMS1HITS3JyE9RyE9TSEtMKspMTizJzEtXKMlIVShOzE3lYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDMzMLMzMjAmAglAAZeJ9A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FRAM and method of fabricating the same</title><source>USPTO Issued Patents</source><creator>An, Hyeong-Geun ; Park, Soon-Oh</creator><creatorcontrib>An, Hyeong-Geun ; Park, Soon-Oh ; Samsung Electronics Co., Ltd</creatorcontrib><description>The present invention relates to a ferroelectric random access memory (FRAM) and to a method of fabricating the same, and more particularly the present invention relates to a capacitor structure of the FRAM device and to its method of fabrication. A FRAM having a ferroelectric capacitor comprises a cylindrical type bottom electrode. A ferroelectric film is thinly stacked over the bottom electrode, and the first portion of the top electrode formed over and conformal to the ferroelectric film. A void that is left between sidewalls of the first portion of the electrode over the ferroelectric film is then filled with fill material for a fill layer. The fill material of the fill layer is then planarized to be level with and expose an upper surface of the first portion of the top electrode. A second portion of the top electrode is then formed over the fill layer and in contact with the exposed, e.g. peripheral regions of the first portion of the electrode. The fill material of the fill layer may be formed of polysilicon, silicon oxide or other material such as another metal. Additionally, the fill layer may be formed of a fill material that has a superior gap fill capability or of a material that has a low stress relationship with respect to the capacitor's top metal.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6686620$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6686620$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>An, Hyeong-Geun</creatorcontrib><creatorcontrib>Park, Soon-Oh</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><title>FRAM and method of fabricating the same</title><description>The present invention relates to a ferroelectric random access memory (FRAM) and to a method of fabricating the same, and more particularly the present invention relates to a capacitor structure of the FRAM device and to its method of fabrication. A FRAM having a ferroelectric capacitor comprises a cylindrical type bottom electrode. A ferroelectric film is thinly stacked over the bottom electrode, and the first portion of the top electrode formed over and conformal to the ferroelectric film. A void that is left between sidewalls of the first portion of the electrode over the ferroelectric film is then filled with fill material for a fill layer. The fill material of the fill layer is then planarized to be level with and expose an upper surface of the first portion of the top electrode. A second portion of the top electrode is then formed over the fill layer and in contact with the exposed, e.g. peripheral regions of the first portion of the electrode. The fill material of the fill layer may be formed of polysilicon, silicon oxide or other material such as another metal. Additionally, the fill layer may be formed of a fill material that has a superior gap fill capability or of a material that has a low stress relationship with respect to the capacitor's top metal.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFB3C3L0VUjMS1HITS3JyE9RyE9TSEtMKspMTizJzEtXKMlIVShOzE3lYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDMzMLMzMjAmAglAAZeJ9A</recordid><startdate>20040203</startdate><enddate>20040203</enddate><creator>An, Hyeong-Geun</creator><creator>Park, Soon-Oh</creator><scope>EFH</scope></search><sort><creationdate>20040203</creationdate><title>FRAM and method of fabricating the same</title><author>An, Hyeong-Geun ; Park, Soon-Oh</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_066866203</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>An, Hyeong-Geun</creatorcontrib><creatorcontrib>Park, Soon-Oh</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>An, Hyeong-Geun</au><au>Park, Soon-Oh</au><aucorp>Samsung Electronics Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FRAM and method of fabricating the same</title><date>2004-02-03</date><risdate>2004</risdate><abstract>The present invention relates to a ferroelectric random access memory (FRAM) and to a method of fabricating the same, and more particularly the present invention relates to a capacitor structure of the FRAM device and to its method of fabrication. A FRAM having a ferroelectric capacitor comprises a cylindrical type bottom electrode. A ferroelectric film is thinly stacked over the bottom electrode, and the first portion of the top electrode formed over and conformal to the ferroelectric film. A void that is left between sidewalls of the first portion of the electrode over the ferroelectric film is then filled with fill material for a fill layer. The fill material of the fill layer is then planarized to be level with and expose an upper surface of the first portion of the top electrode. A second portion of the top electrode is then formed over the fill layer and in contact with the exposed, e.g. peripheral regions of the first portion of the electrode. The fill material of the fill layer may be formed of polysilicon, silicon oxide or other material such as another metal. Additionally, the fill layer may be formed of a fill material that has a superior gap fill capability or of a material that has a low stress relationship with respect to the capacitor's top metal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06686620
source USPTO Issued Patents
title FRAM and method of fabricating the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T18%3A05%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=An,%20Hyeong-Geun&rft.aucorp=Samsung%20Electronics%20Co.,%20Ltd&rft.date=2004-02-03&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06686620%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true