Delay line trim unit having consistent performance under varying process and temperature conditions

The invention relates to delay lines in integrated circuits (ICs). More particularly, the invention relates to a delay line trim unit that exhibits consistent performance under varying process and temperature conditions, such trim units being particularly useful in the design of delay-lock loop circ...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Oh, Kwansuhk, Pang, Raymond C
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!