Thin film transistor array panel

(a) Field of the Invention A gate line extending in a horizontal direction is formed on an insulating substrate, and a data line is formed perpendicular to the gate line defining a pixel of a matrix array. Pixel electrodes receiving image signals through the data line are formed in a pixel, and a th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Jung, Cheol-Soo, Kim, Young-Sun, Lee, Ho-Joon, Cho, Yeong-Hwan, Kim, Hyeon-Hwan, Min, Bung-Hyuk, Park, Woon-Yong, Kim, Il-Gon, Kim, Jang-Soo, Kwag, Jin-Oh, Lee, Seog-Chae
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Jung, Cheol-Soo
Kim, Young-Sun
Lee, Ho-Joon
Cho, Yeong-Hwan
Kim, Hyeon-Hwan
Min, Bung-Hyuk
Park, Woon-Yong
Kim, Il-Gon
Kim, Jang-Soo
Kwag, Jin-Oh
Lee, Seog-Chae
description (a) Field of the Invention A gate line extending in a horizontal direction is formed on an insulating substrate, and a data line is formed perpendicular to the gate line defining a pixel of a matrix array. Pixel electrodes receiving image signals through the data line are formed in a pixel, and a thin film transistor having a gate electrode connected to the gate line, a source electrode connected to the data line, and a drain electrode connected to the pixel electrode is formed on the portion where the gate lines and the data lines intersect. A storage wire including a storage electrode line in the horizontal direction, a storage electrode connected to the storage electrode line, and at least one of the storage electrode connection portions connecting storage electrodes of neighboring pixels is formed in the same direction as the gate line. A redundant repair line overlaps and is insulated from the storage wire at one end and overlaps the storage wire or the gate wire of a neighboring pixel at the other end is formed in the same layer as the data wire. Also, a storage wire connection portion connecting the storage wires of a neighboring pixel is formed in the same layer as the pixel electrode. In this structure, if portions of the gate wire or the data wire are disconnected, the portions overlapping the disconnected wire, the storage wire, and the redundant repair line are shorted to repair an open wire defect.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06657231</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06657231</sourcerecordid><originalsourceid>FETCH-uspatents_grants_066572313</originalsourceid><addsrcrecordid>eNrjZFAIycjMU0jLzMlVKClKzCvOLC7JL1JILCpKrFQoSMxLzeFhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elAjUDKwMzM1NzI2NCYCCUAOacmNA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Thin film transistor array panel</title><source>USPTO Issued Patents</source><creator>Jung, Cheol-Soo ; Kim, Young-Sun ; Lee, Ho-Joon ; Cho, Yeong-Hwan ; Kim, Hyeon-Hwan ; Min, Bung-Hyuk ; Park, Woon-Yong ; Kim, Il-Gon ; Kim, Jang-Soo ; Kwag, Jin-Oh ; Lee, Seog-Chae</creator><creatorcontrib>Jung, Cheol-Soo ; Kim, Young-Sun ; Lee, Ho-Joon ; Cho, Yeong-Hwan ; Kim, Hyeon-Hwan ; Min, Bung-Hyuk ; Park, Woon-Yong ; Kim, Il-Gon ; Kim, Jang-Soo ; Kwag, Jin-Oh ; Lee, Seog-Chae ; Samsung Electronics Co., Ltd</creatorcontrib><description>(a) Field of the Invention A gate line extending in a horizontal direction is formed on an insulating substrate, and a data line is formed perpendicular to the gate line defining a pixel of a matrix array. Pixel electrodes receiving image signals through the data line are formed in a pixel, and a thin film transistor having a gate electrode connected to the gate line, a source electrode connected to the data line, and a drain electrode connected to the pixel electrode is formed on the portion where the gate lines and the data lines intersect. A storage wire including a storage electrode line in the horizontal direction, a storage electrode connected to the storage electrode line, and at least one of the storage electrode connection portions connecting storage electrodes of neighboring pixels is formed in the same direction as the gate line. A redundant repair line overlaps and is insulated from the storage wire at one end and overlaps the storage wire or the gate wire of a neighboring pixel at the other end is formed in the same layer as the data wire. Also, a storage wire connection portion connecting the storage wires of a neighboring pixel is formed in the same layer as the pixel electrode. In this structure, if portions of the gate wire or the data wire are disconnected, the portions overlapping the disconnected wire, the storage wire, and the redundant repair line are shorted to repair an open wire defect.</description><language>eng</language><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6657231$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6657231$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jung, Cheol-Soo</creatorcontrib><creatorcontrib>Kim, Young-Sun</creatorcontrib><creatorcontrib>Lee, Ho-Joon</creatorcontrib><creatorcontrib>Cho, Yeong-Hwan</creatorcontrib><creatorcontrib>Kim, Hyeon-Hwan</creatorcontrib><creatorcontrib>Min, Bung-Hyuk</creatorcontrib><creatorcontrib>Park, Woon-Yong</creatorcontrib><creatorcontrib>Kim, Il-Gon</creatorcontrib><creatorcontrib>Kim, Jang-Soo</creatorcontrib><creatorcontrib>Kwag, Jin-Oh</creatorcontrib><creatorcontrib>Lee, Seog-Chae</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><title>Thin film transistor array panel</title><description>(a) Field of the Invention A gate line extending in a horizontal direction is formed on an insulating substrate, and a data line is formed perpendicular to the gate line defining a pixel of a matrix array. Pixel electrodes receiving image signals through the data line are formed in a pixel, and a thin film transistor having a gate electrode connected to the gate line, a source electrode connected to the data line, and a drain electrode connected to the pixel electrode is formed on the portion where the gate lines and the data lines intersect. A storage wire including a storage electrode line in the horizontal direction, a storage electrode connected to the storage electrode line, and at least one of the storage electrode connection portions connecting storage electrodes of neighboring pixels is formed in the same direction as the gate line. A redundant repair line overlaps and is insulated from the storage wire at one end and overlaps the storage wire or the gate wire of a neighboring pixel at the other end is formed in the same layer as the data wire. Also, a storage wire connection portion connecting the storage wires of a neighboring pixel is formed in the same layer as the pixel electrode. In this structure, if portions of the gate wire or the data wire are disconnected, the portions overlapping the disconnected wire, the storage wire, and the redundant repair line are shorted to repair an open wire defect.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFAIycjMU0jLzMlVKClKzCvOLC7JL1JILCpKrFQoSMxLzeFhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elAjUDKwMzM1NzI2NCYCCUAOacmNA</recordid><startdate>20031202</startdate><enddate>20031202</enddate><creator>Jung, Cheol-Soo</creator><creator>Kim, Young-Sun</creator><creator>Lee, Ho-Joon</creator><creator>Cho, Yeong-Hwan</creator><creator>Kim, Hyeon-Hwan</creator><creator>Min, Bung-Hyuk</creator><creator>Park, Woon-Yong</creator><creator>Kim, Il-Gon</creator><creator>Kim, Jang-Soo</creator><creator>Kwag, Jin-Oh</creator><creator>Lee, Seog-Chae</creator><scope>EFH</scope></search><sort><creationdate>20031202</creationdate><title>Thin film transistor array panel</title><author>Jung, Cheol-Soo ; Kim, Young-Sun ; Lee, Ho-Joon ; Cho, Yeong-Hwan ; Kim, Hyeon-Hwan ; Min, Bung-Hyuk ; Park, Woon-Yong ; Kim, Il-Gon ; Kim, Jang-Soo ; Kwag, Jin-Oh ; Lee, Seog-Chae</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_066572313</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Jung, Cheol-Soo</creatorcontrib><creatorcontrib>Kim, Young-Sun</creatorcontrib><creatorcontrib>Lee, Ho-Joon</creatorcontrib><creatorcontrib>Cho, Yeong-Hwan</creatorcontrib><creatorcontrib>Kim, Hyeon-Hwan</creatorcontrib><creatorcontrib>Min, Bung-Hyuk</creatorcontrib><creatorcontrib>Park, Woon-Yong</creatorcontrib><creatorcontrib>Kim, Il-Gon</creatorcontrib><creatorcontrib>Kim, Jang-Soo</creatorcontrib><creatorcontrib>Kwag, Jin-Oh</creatorcontrib><creatorcontrib>Lee, Seog-Chae</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jung, Cheol-Soo</au><au>Kim, Young-Sun</au><au>Lee, Ho-Joon</au><au>Cho, Yeong-Hwan</au><au>Kim, Hyeon-Hwan</au><au>Min, Bung-Hyuk</au><au>Park, Woon-Yong</au><au>Kim, Il-Gon</au><au>Kim, Jang-Soo</au><au>Kwag, Jin-Oh</au><au>Lee, Seog-Chae</au><aucorp>Samsung Electronics Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Thin film transistor array panel</title><date>2003-12-02</date><risdate>2003</risdate><abstract>(a) Field of the Invention A gate line extending in a horizontal direction is formed on an insulating substrate, and a data line is formed perpendicular to the gate line defining a pixel of a matrix array. Pixel electrodes receiving image signals through the data line are formed in a pixel, and a thin film transistor having a gate electrode connected to the gate line, a source electrode connected to the data line, and a drain electrode connected to the pixel electrode is formed on the portion where the gate lines and the data lines intersect. A storage wire including a storage electrode line in the horizontal direction, a storage electrode connected to the storage electrode line, and at least one of the storage electrode connection portions connecting storage electrodes of neighboring pixels is formed in the same direction as the gate line. A redundant repair line overlaps and is insulated from the storage wire at one end and overlaps the storage wire or the gate wire of a neighboring pixel at the other end is formed in the same layer as the data wire. Also, a storage wire connection portion connecting the storage wires of a neighboring pixel is formed in the same layer as the pixel electrode. In this structure, if portions of the gate wire or the data wire are disconnected, the portions overlapping the disconnected wire, the storage wire, and the redundant repair line are shorted to repair an open wire defect.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06657231
source USPTO Issued Patents
title Thin film transistor array panel
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T07%3A06%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jung,%20Cheol-Soo&rft.aucorp=Samsung%20Electronics%20Co.,%20Ltd&rft.date=2003-12-02&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06657231%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true