Electronic component having a semiconductor chip

The invention relates to an electronic component having a semiconductor chip comprising a multi-layered coating that includes at least one interconnect layer, one insulation layer, and one planarization layer. An electronic component includes a semiconductor chip and/or a test structure. The semicon...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Alpern, Peter, Herzog, Thomas, Sauert, Wolfgang, Schauer, Heinz, Tilgner, Rainer
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Alpern, Peter
Herzog, Thomas
Sauert, Wolfgang
Schauer, Heinz
Tilgner, Rainer
description The invention relates to an electronic component having a semiconductor chip comprising a multi-layered coating that includes at least one interconnect layer, one insulation layer, and one planarization layer. An electronic component includes a semiconductor chip and/or a test structure. The semiconductor chip includes a multi-layer coating having at least one interconnect layer, at least one insulation layer, and at least one planarization layer. A method of producing the component is also disclosed. Embedded adhesion regions are provided in the planarization layer, whereby the adhesion regions provide adhesion surfaces to the adjacent insulation layers.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06653732</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06653732</sourcerecordid><originalsourceid>FETCH-uspatents_grants_066537323</originalsourceid><addsrcrecordid>eNrjZDBwzUlNLinKz8tMVkjOzy3Iz0vNK1HISCzLzEtXSFQoTs3NTM7PSylNLskvUkjOyCzgYWBNS8wpTuWF0twMCm6uIc4euqXFBYklQM3F8elFiSDKwMzM1Njc2MiYCCUAWUwsgQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Electronic component having a semiconductor chip</title><source>USPTO Issued Patents</source><creator>Alpern, Peter ; Herzog, Thomas ; Sauert, Wolfgang ; Schauer, Heinz ; Tilgner, Rainer</creator><creatorcontrib>Alpern, Peter ; Herzog, Thomas ; Sauert, Wolfgang ; Schauer, Heinz ; Tilgner, Rainer ; Infineon Technologies AG</creatorcontrib><description>The invention relates to an electronic component having a semiconductor chip comprising a multi-layered coating that includes at least one interconnect layer, one insulation layer, and one planarization layer. An electronic component includes a semiconductor chip and/or a test structure. The semiconductor chip includes a multi-layer coating having at least one interconnect layer, at least one insulation layer, and at least one planarization layer. A method of producing the component is also disclosed. Embedded adhesion regions are provided in the planarization layer, whereby the adhesion regions provide adhesion surfaces to the adjacent insulation layers.</description><language>eng</language><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6653732$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6653732$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Alpern, Peter</creatorcontrib><creatorcontrib>Herzog, Thomas</creatorcontrib><creatorcontrib>Sauert, Wolfgang</creatorcontrib><creatorcontrib>Schauer, Heinz</creatorcontrib><creatorcontrib>Tilgner, Rainer</creatorcontrib><creatorcontrib>Infineon Technologies AG</creatorcontrib><title>Electronic component having a semiconductor chip</title><description>The invention relates to an electronic component having a semiconductor chip comprising a multi-layered coating that includes at least one interconnect layer, one insulation layer, and one planarization layer. An electronic component includes a semiconductor chip and/or a test structure. The semiconductor chip includes a multi-layer coating having at least one interconnect layer, at least one insulation layer, and at least one planarization layer. A method of producing the component is also disclosed. Embedded adhesion regions are provided in the planarization layer, whereby the adhesion regions provide adhesion surfaces to the adjacent insulation layers.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDBwzUlNLinKz8tMVkjOzy3Iz0vNK1HISCzLzEtXSFQoTs3NTM7PSylNLskvUkjOyCzgYWBNS8wpTuWF0twMCm6uIc4euqXFBYklQM3F8elFiSDKwMzM1Njc2MiYCCUAWUwsgQ</recordid><startdate>20031125</startdate><enddate>20031125</enddate><creator>Alpern, Peter</creator><creator>Herzog, Thomas</creator><creator>Sauert, Wolfgang</creator><creator>Schauer, Heinz</creator><creator>Tilgner, Rainer</creator><scope>EFH</scope></search><sort><creationdate>20031125</creationdate><title>Electronic component having a semiconductor chip</title><author>Alpern, Peter ; Herzog, Thomas ; Sauert, Wolfgang ; Schauer, Heinz ; Tilgner, Rainer</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_066537323</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Alpern, Peter</creatorcontrib><creatorcontrib>Herzog, Thomas</creatorcontrib><creatorcontrib>Sauert, Wolfgang</creatorcontrib><creatorcontrib>Schauer, Heinz</creatorcontrib><creatorcontrib>Tilgner, Rainer</creatorcontrib><creatorcontrib>Infineon Technologies AG</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Alpern, Peter</au><au>Herzog, Thomas</au><au>Sauert, Wolfgang</au><au>Schauer, Heinz</au><au>Tilgner, Rainer</au><aucorp>Infineon Technologies AG</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Electronic component having a semiconductor chip</title><date>2003-11-25</date><risdate>2003</risdate><abstract>The invention relates to an electronic component having a semiconductor chip comprising a multi-layered coating that includes at least one interconnect layer, one insulation layer, and one planarization layer. An electronic component includes a semiconductor chip and/or a test structure. The semiconductor chip includes a multi-layer coating having at least one interconnect layer, at least one insulation layer, and at least one planarization layer. A method of producing the component is also disclosed. Embedded adhesion regions are provided in the planarization layer, whereby the adhesion regions provide adhesion surfaces to the adjacent insulation layers.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06653732
source USPTO Issued Patents
title Electronic component having a semiconductor chip
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T12%3A07%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Alpern,%20Peter&rft.aucorp=Infineon%20Technologies%20AG&rft.date=2003-11-25&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06653732%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true