Variable delay element for use in delay tuning of integrated circuits

Variable delay element for use in delay tuning of integrated circuits

1. Field of the Invention A method and apparatus for delay tuning an integrated circuit which includes a delay element that includes a plurality of delay stages interconnected in a cascaded relationship, each stage imposing an incremental delay upon the input signal when enabled, the delay element r...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kuppuswamy, Ravishankar, Taylor, Gregory
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kuppuswamy, Ravishankar
Taylor, Gregory
description 1. Field of the Invention A method and apparatus for delay tuning an integrated circuit which includes a delay element that includes a plurality of delay stages interconnected in a cascaded relationship, each stage imposing an incremental delay upon the input signal when enabled, the delay element receives a selection signal that determines how many of the delay stages are enabled. By varying the select signal, the delay element imposes a variable delay upon the input signal for testing and evaluation.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06628157</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06628157</sourcerecordid><originalsourceid>FETCH-uspatents_grants_066281573</originalsourceid><addsrcrecordid>eNrjZHANSyzKTEzKSVVISc1JrFRIzUnNTc0rUUjLL1IoLU5VyMyDSpSU5mXmpSvkpwGFSlLTixJLUlMUkjOLkkszS4p5GFjTEnOKU3mhNDeDgptriLOHbmlxAVBhXklxPFAHiDIwMzOyMDQ1NyZCCQCYAzPw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Variable delay element for use in delay tuning of integrated circuits</title><source>USPTO Issued Patents</source><creator>Kuppuswamy, Ravishankar ; Taylor, Gregory</creator><creatorcontrib>Kuppuswamy, Ravishankar ; Taylor, Gregory ; Intel Corporation</creatorcontrib><description>1. Field of the Invention A method and apparatus for delay tuning an integrated circuit which includes a delay element that includes a plurality of delay stages interconnected in a cascaded relationship, each stage imposing an incremental delay upon the input signal when enabled, the delay element receives a selection signal that determines how many of the delay stages are enabled. By varying the select signal, the delay element imposes a variable delay upon the input signal for testing and evaluation.</description><language>eng</language><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6628157$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6628157$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kuppuswamy, Ravishankar</creatorcontrib><creatorcontrib>Taylor, Gregory</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Variable delay element for use in delay tuning of integrated circuits</title><description>1. Field of the Invention A method and apparatus for delay tuning an integrated circuit which includes a delay element that includes a plurality of delay stages interconnected in a cascaded relationship, each stage imposing an incremental delay upon the input signal when enabled, the delay element receives a selection signal that determines how many of the delay stages are enabled. By varying the select signal, the delay element imposes a variable delay upon the input signal for testing and evaluation.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHANSyzKTEzKSVVISc1JrFRIzUnNTc0rUUjLL1IoLU5VyMyDSpSU5mXmpSvkpwGFSlLTixJLUlMUkjOLkkszS4p5GFjTEnOKU3mhNDeDgptriLOHbmlxAVBhXklxPFAHiDIwMzOyMDQ1NyZCCQCYAzPw</recordid><startdate>20030930</startdate><enddate>20030930</enddate><creator>Kuppuswamy, Ravishankar</creator><creator>Taylor, Gregory</creator><scope>EFH</scope></search><sort><creationdate>20030930</creationdate><title>Variable delay element for use in delay tuning of integrated circuits</title><author>Kuppuswamy, Ravishankar ; Taylor, Gregory</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_066281573</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Kuppuswamy, Ravishankar</creatorcontrib><creatorcontrib>Taylor, Gregory</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kuppuswamy, Ravishankar</au><au>Taylor, Gregory</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Variable delay element for use in delay tuning of integrated circuits</title><date>2003-09-30</date><risdate>2003</risdate><abstract>1. Field of the Invention A method and apparatus for delay tuning an integrated circuit which includes a delay element that includes a plurality of delay stages interconnected in a cascaded relationship, each stage imposing an incremental delay upon the input signal when enabled, the delay element receives a selection signal that determines how many of the delay stages are enabled. By varying the select signal, the delay element imposes a variable delay upon the input signal for testing and evaluation.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06628157
source USPTO Issued Patents
title Variable delay element for use in delay tuning of integrated circuits
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T06%3A19%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kuppuswamy,%20Ravishankar&rft.aucorp=Intel%20Corporation&rft.date=2003-09-30&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06628157%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true