Mask programmed ROM inviolable by reverse engineering inspections and method of fabrication

The present invention relates in general to integrated circuits, and in particular, to a read only memory (ROM) device. A read only memory (ROM) device includes a semiconductor substrate having a first type of conductivity, and a plurality of memory cells on the semiconductor substrate. Each memory...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Vajana, Bruno, Patelmo, Matteo
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Vajana, Bruno
Patelmo, Matteo
description The present invention relates in general to integrated circuits, and in particular, to a read only memory (ROM) device. A read only memory (ROM) device includes a semiconductor substrate having a first type of conductivity, and a plurality of memory cells on the semiconductor substrate. Each memory cell includes first and second regions of a second conductivity type opposite the first conductivity type. A first dielectric layer is on the plurality of memory cells, and a plurality of first contacts extend through the first dielectric layer for contacting the first regions. A second dielectric layer is on the first dielectric layer and the plurality of first contacts. A plurality of second contacts extend through the second dielectric layer and overlie the corresponding second regions. The plurality of second contacts define interconnection contacts by further extending through the first dielectric layer for contacting the second regions for memory cells programmed in a conductive state, and false interconnection contacts by not extending through the first dielectric layer for contacting the second regions for memory cells programmed in a non-conductive state.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06614080</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06614080</sourcerecordid><originalsourceid>FETCH-uspatents_grants_066140803</originalsourceid><addsrcrecordid>eNqNjTEKAjEQANNYiPqH_YAQUQ57UWwOQewsZHO3icFkE7LxwN97Bz7AaooZmLm6tygvyCW5gjFSD9dLC54HnwKaQGA-UGigIgTEzjNR8ezGQjJ11ScWQO4hUn2mHpIFi6b4Die1VDOLQWj140LB6Xg7nNdvyViJqzzG6wTdNJud3uvtH8kXJaU8aw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Mask programmed ROM inviolable by reverse engineering inspections and method of fabrication</title><source>USPTO Issued Patents</source><creator>Vajana, Bruno ; Patelmo, Matteo</creator><creatorcontrib>Vajana, Bruno ; Patelmo, Matteo ; STMicroelectronics S.r.l</creatorcontrib><description>The present invention relates in general to integrated circuits, and in particular, to a read only memory (ROM) device. A read only memory (ROM) device includes a semiconductor substrate having a first type of conductivity, and a plurality of memory cells on the semiconductor substrate. Each memory cell includes first and second regions of a second conductivity type opposite the first conductivity type. A first dielectric layer is on the plurality of memory cells, and a plurality of first contacts extend through the first dielectric layer for contacting the first regions. A second dielectric layer is on the first dielectric layer and the plurality of first contacts. A plurality of second contacts extend through the second dielectric layer and overlie the corresponding second regions. The plurality of second contacts define interconnection contacts by further extending through the first dielectric layer for contacting the second regions for memory cells programmed in a conductive state, and false interconnection contacts by not extending through the first dielectric layer for contacting the second regions for memory cells programmed in a non-conductive state.</description><language>eng</language><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6614080$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6614080$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Vajana, Bruno</creatorcontrib><creatorcontrib>Patelmo, Matteo</creatorcontrib><creatorcontrib>STMicroelectronics S.r.l</creatorcontrib><title>Mask programmed ROM inviolable by reverse engineering inspections and method of fabrication</title><description>The present invention relates in general to integrated circuits, and in particular, to a read only memory (ROM) device. A read only memory (ROM) device includes a semiconductor substrate having a first type of conductivity, and a plurality of memory cells on the semiconductor substrate. Each memory cell includes first and second regions of a second conductivity type opposite the first conductivity type. A first dielectric layer is on the plurality of memory cells, and a plurality of first contacts extend through the first dielectric layer for contacting the first regions. A second dielectric layer is on the first dielectric layer and the plurality of first contacts. A plurality of second contacts extend through the second dielectric layer and overlie the corresponding second regions. The plurality of second contacts define interconnection contacts by further extending through the first dielectric layer for contacting the second regions for memory cells programmed in a conductive state, and false interconnection contacts by not extending through the first dielectric layer for contacting the second regions for memory cells programmed in a non-conductive state.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjTEKAjEQANNYiPqH_YAQUQ57UWwOQewsZHO3icFkE7LxwN97Bz7AaooZmLm6tygvyCW5gjFSD9dLC54HnwKaQGA-UGigIgTEzjNR8ezGQjJ11ScWQO4hUn2mHpIFi6b4Die1VDOLQWj140LB6Xg7nNdvyViJqzzG6wTdNJud3uvtH8kXJaU8aw</recordid><startdate>20030902</startdate><enddate>20030902</enddate><creator>Vajana, Bruno</creator><creator>Patelmo, Matteo</creator><scope>EFH</scope></search><sort><creationdate>20030902</creationdate><title>Mask programmed ROM inviolable by reverse engineering inspections and method of fabrication</title><author>Vajana, Bruno ; Patelmo, Matteo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_066140803</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Vajana, Bruno</creatorcontrib><creatorcontrib>Patelmo, Matteo</creatorcontrib><creatorcontrib>STMicroelectronics S.r.l</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Vajana, Bruno</au><au>Patelmo, Matteo</au><aucorp>STMicroelectronics S.r.l</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Mask programmed ROM inviolable by reverse engineering inspections and method of fabrication</title><date>2003-09-02</date><risdate>2003</risdate><abstract>The present invention relates in general to integrated circuits, and in particular, to a read only memory (ROM) device. A read only memory (ROM) device includes a semiconductor substrate having a first type of conductivity, and a plurality of memory cells on the semiconductor substrate. Each memory cell includes first and second regions of a second conductivity type opposite the first conductivity type. A first dielectric layer is on the plurality of memory cells, and a plurality of first contacts extend through the first dielectric layer for contacting the first regions. A second dielectric layer is on the first dielectric layer and the plurality of first contacts. A plurality of second contacts extend through the second dielectric layer and overlie the corresponding second regions. The plurality of second contacts define interconnection contacts by further extending through the first dielectric layer for contacting the second regions for memory cells programmed in a conductive state, and false interconnection contacts by not extending through the first dielectric layer for contacting the second regions for memory cells programmed in a non-conductive state.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06614080
source USPTO Issued Patents
title Mask programmed ROM inviolable by reverse engineering inspections and method of fabrication
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T17%3A03%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Vajana,%20Bruno&rft.aucorp=STMicroelectronics%20S.r.l&rft.date=2003-09-02&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06614080%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true