System and method for interleaved execution of multiple independent threads
The present invention is directed, in general, to processing systems and, more specifically, to a microprocessor that is capable of processing multiple independent threads of instruction code. There is disclosed an apparatus for loading instructions into the instruction execution pipeline of a pipel...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!