Method and apparatus for reducing on-chip memory in vertical video processing

Method and apparatus for reducing on-chip memory in vertical video processing

1. Field of the Invention A digital image processor includes an input buffer for storing raster-scanned data. A slice-buffer memory is coupled to the input buffer to store a portion of a vertical slice of said raster-scanned data. The vertical slice is processed by a vertical slice processor having...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Adams, Dale R, Thompson, Laurence A, Banks, Jano D
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Adams, Dale R
Thompson, Laurence A
Banks, Jano D
description 1. Field of the Invention A digital image processor includes an input buffer for storing raster-scanned data. A slice-buffer memory is coupled to the input buffer to store a portion of a vertical slice of said raster-scanned data. The vertical slice is processed by a vertical slice processor having an input coupled to the slice-buffer memory. The vertical slice processor reassembles the vertical slices into processed raster-scanned data in an output buffer that is coupled to the output of the vertical slice processor. The digital image processor preferably utilizes multiple sequential processing stages and processes the raster-scanned data along the horizontal axis of the vertical slices.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06587158</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06587158</sourcerecordid><originalsourceid>FETCH-uspatents_grants_065871583</originalsourceid><addsrcrecordid>eNqNyjEKwkAQQNFtLES9w1wgoEg0fVBs0tnLsDtJFpKZZWY34O2N4AEsPq_5W9d1lEcJgLyWEirmYtCLglIoPvIAwpUfY4KZZtE3RIaFNEePEywxkEBS8WS2vnu36XEyOvzcObjfnu2jKpYwE2d7DYpfjpe6uZ7q5vzH8gGYjTc7</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for reducing on-chip memory in vertical video processing</title><source>USPTO Issued Patents</source><creator>Adams, Dale R ; Thompson, Laurence A ; Banks, Jano D</creator><creatorcontrib>Adams, Dale R ; Thompson, Laurence A ; Banks, Jano D ; DVDO, Inc</creatorcontrib><description>1. Field of the Invention A digital image processor includes an input buffer for storing raster-scanned data. A slice-buffer memory is coupled to the input buffer to store a portion of a vertical slice of said raster-scanned data. The vertical slice is processed by a vertical slice processor having an input coupled to the slice-buffer memory. The vertical slice processor reassembles the vertical slices into processed raster-scanned data in an output buffer that is coupled to the output of the vertical slice processor. The digital image processor preferably utilizes multiple sequential processing stages and processes the raster-scanned data along the horizontal axis of the vertical slices.</description><language>eng</language><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6587158$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6587158$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Adams, Dale R</creatorcontrib><creatorcontrib>Thompson, Laurence A</creatorcontrib><creatorcontrib>Banks, Jano D</creatorcontrib><creatorcontrib>DVDO, Inc</creatorcontrib><title>Method and apparatus for reducing on-chip memory in vertical video processing</title><description>1. Field of the Invention A digital image processor includes an input buffer for storing raster-scanned data. A slice-buffer memory is coupled to the input buffer to store a portion of a vertical slice of said raster-scanned data. The vertical slice is processed by a vertical slice processor having an input coupled to the slice-buffer memory. The vertical slice processor reassembles the vertical slices into processed raster-scanned data in an output buffer that is coupled to the output of the vertical slice processor. The digital image processor preferably utilizes multiple sequential processing stages and processes the raster-scanned data along the horizontal axis of the vertical slices.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyjEKwkAQQNFtLES9w1wgoEg0fVBs0tnLsDtJFpKZZWY34O2N4AEsPq_5W9d1lEcJgLyWEirmYtCLglIoPvIAwpUfY4KZZtE3RIaFNEePEywxkEBS8WS2vnu36XEyOvzcObjfnu2jKpYwE2d7DYpfjpe6uZ7q5vzH8gGYjTc7</recordid><startdate>20030701</startdate><enddate>20030701</enddate><creator>Adams, Dale R</creator><creator>Thompson, Laurence A</creator><creator>Banks, Jano D</creator><scope>EFH</scope></search><sort><creationdate>20030701</creationdate><title>Method and apparatus for reducing on-chip memory in vertical video processing</title><author>Adams, Dale R ; Thompson, Laurence A ; Banks, Jano D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_065871583</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Adams, Dale R</creatorcontrib><creatorcontrib>Thompson, Laurence A</creatorcontrib><creatorcontrib>Banks, Jano D</creatorcontrib><creatorcontrib>DVDO, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Adams, Dale R</au><au>Thompson, Laurence A</au><au>Banks, Jano D</au><aucorp>DVDO, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for reducing on-chip memory in vertical video processing</title><date>2003-07-01</date><risdate>2003</risdate><abstract>1. Field of the Invention A digital image processor includes an input buffer for storing raster-scanned data. A slice-buffer memory is coupled to the input buffer to store a portion of a vertical slice of said raster-scanned data. The vertical slice is processed by a vertical slice processor having an input coupled to the slice-buffer memory. The vertical slice processor reassembles the vertical slices into processed raster-scanned data in an output buffer that is coupled to the output of the vertical slice processor. The digital image processor preferably utilizes multiple sequential processing stages and processes the raster-scanned data along the horizontal axis of the vertical slices.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06587158
source USPTO Issued Patents
title Method and apparatus for reducing on-chip memory in vertical video processing
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T14%3A56%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Adams,%20Dale%20R&rft.aucorp=DVDO,%20Inc&rft.date=2003-07-01&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06587158%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true