Microelectronic fabrication having microelectronic capacitor structure fabricated therein

1. Field of the Invention Within a method for fabricating a microelectronic fabrication, and the microelectronic fabrication fabricated employing the method, there is formed within the microelectronic fabrication a capacitor structure upon a conductor stud layer formed into a first via defined by a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Huang, Chi-Feng, Chen, Chun-Hon
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Huang, Chi-Feng
Chen, Chun-Hon
description 1. Field of the Invention Within a method for fabricating a microelectronic fabrication, and the microelectronic fabrication fabricated employing the method, there is formed within the microelectronic fabrication a capacitor structure upon a conductor stud layer formed into a first via defined by a patterned dielectric layer to reach a one of a pair of patterned conductor layers within the microelectronic fabrication prior to forming through the patterned dielectric layer a second via to reach the other of the pair of patterned conductor layers within the microelectronic fabrication. The method provides the resulting microelectronic fabrication with enhanced reliability and performance.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06583491</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06583491</sourcerecordid><originalsourceid>FETCH-uspatents_grants_065834913</originalsourceid><addsrcrecordid>eNrjZIj0zUwuyk_NSU0uKcrPy0xWSEtMKspMTizJzM9TyEgsy8xLV8hFU5KcWJCYnFmSX6RQXFJUmlxSWpQK15aaolCSkVqUmpnHw8CalphTnMoLpbkZFNxcQ5w9dEuLC4Dq8kqK49OLEkGUgZmphbGJpaExEUoAXiU9FA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Microelectronic fabrication having microelectronic capacitor structure fabricated therein</title><source>USPTO Issued Patents</source><creator>Huang, Chi-Feng ; Chen, Chun-Hon</creator><creatorcontrib>Huang, Chi-Feng ; Chen, Chun-Hon ; Taiwan Semiconductor Manufacturing Co., Ltd</creatorcontrib><description>1. Field of the Invention Within a method for fabricating a microelectronic fabrication, and the microelectronic fabrication fabricated employing the method, there is formed within the microelectronic fabrication a capacitor structure upon a conductor stud layer formed into a first via defined by a patterned dielectric layer to reach a one of a pair of patterned conductor layers within the microelectronic fabrication prior to forming through the patterned dielectric layer a second via to reach the other of the pair of patterned conductor layers within the microelectronic fabrication. The method provides the resulting microelectronic fabrication with enhanced reliability and performance.</description><language>eng</language><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6583491$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6583491$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Huang, Chi-Feng</creatorcontrib><creatorcontrib>Chen, Chun-Hon</creatorcontrib><creatorcontrib>Taiwan Semiconductor Manufacturing Co., Ltd</creatorcontrib><title>Microelectronic fabrication having microelectronic capacitor structure fabricated therein</title><description>1. Field of the Invention Within a method for fabricating a microelectronic fabrication, and the microelectronic fabrication fabricated employing the method, there is formed within the microelectronic fabrication a capacitor structure upon a conductor stud layer formed into a first via defined by a patterned dielectric layer to reach a one of a pair of patterned conductor layers within the microelectronic fabrication prior to forming through the patterned dielectric layer a second via to reach the other of the pair of patterned conductor layers within the microelectronic fabrication. The method provides the resulting microelectronic fabrication with enhanced reliability and performance.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZIj0zUwuyk_NSU0uKcrPy0xWSEtMKspMTizJzM9TyEgsy8xLV8hFU5KcWJCYnFmSX6RQXFJUmlxSWpQK15aaolCSkVqUmpnHw8CalphTnMoLpbkZFNxcQ5w9dEuLC4Dq8kqK49OLEkGUgZmphbGJpaExEUoAXiU9FA</recordid><startdate>20030624</startdate><enddate>20030624</enddate><creator>Huang, Chi-Feng</creator><creator>Chen, Chun-Hon</creator><scope>EFH</scope></search><sort><creationdate>20030624</creationdate><title>Microelectronic fabrication having microelectronic capacitor structure fabricated therein</title><author>Huang, Chi-Feng ; Chen, Chun-Hon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_065834913</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Huang, Chi-Feng</creatorcontrib><creatorcontrib>Chen, Chun-Hon</creatorcontrib><creatorcontrib>Taiwan Semiconductor Manufacturing Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Huang, Chi-Feng</au><au>Chen, Chun-Hon</au><aucorp>Taiwan Semiconductor Manufacturing Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Microelectronic fabrication having microelectronic capacitor structure fabricated therein</title><date>2003-06-24</date><risdate>2003</risdate><abstract>1. Field of the Invention Within a method for fabricating a microelectronic fabrication, and the microelectronic fabrication fabricated employing the method, there is formed within the microelectronic fabrication a capacitor structure upon a conductor stud layer formed into a first via defined by a patterned dielectric layer to reach a one of a pair of patterned conductor layers within the microelectronic fabrication prior to forming through the patterned dielectric layer a second via to reach the other of the pair of patterned conductor layers within the microelectronic fabrication. The method provides the resulting microelectronic fabrication with enhanced reliability and performance.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06583491
source USPTO Issued Patents
title Microelectronic fabrication having microelectronic capacitor structure fabricated therein
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T16%3A31%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Huang,%20Chi-Feng&rft.aucorp=Taiwan%20Semiconductor%20Manufacturing%20Co.,%20Ltd&rft.date=2003-06-24&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06583491%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true