Method for design optimization using logical and physical information

Method for design optimization using logical and physical information

1. Field of the Invention A method for design optimization using logical and physical information is provided. In one embodiment, a method for design optimization using logical and physical information, includes receiving a behavioral description of an integrated circuit or a portion of an integrate...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Boyle, Douglas B, Koford, James S
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Boyle, Douglas B
Koford, James S
description 1. Field of the Invention A method for design optimization using logical and physical information is provided. In one embodiment, a method for design optimization using logical and physical information, includes receiving a behavioral description of an integrated circuit or a portion of an integrated circuit, optimizing placement of circuit elements in accordance with a first cost function, and optimizing logic of the circuit elements in accordance with a second cost function, in which the optimizing placement of the circuit elements and the optimizing logic of the circuit elements are performed concurrently. The method can further include optimizing routing in accordance with a third cost function, in which the optimizing routing, the optimizing placement of the circuit elements, and the optimizing logic of the circuit elements are performed concurrently.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06557145</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06557145</sourcerecordid><originalsourceid>FETCH-uspatents_grants_065571453</originalsourceid><addsrcrecordid>eNrjZHD1TS3JyE9RSMsvUkhJLc5Mz1PILyjJzM2sSizJzM9TKC3OzEtXyMlPz0xOzFFIzEtRKMioLAZzMvOAmnLByngYWNMSc4pTeaE0N4OCm2uIs4duaXFBYklqXklxfHpRIogyMDM1NTc0MTUmQgkA7QE0nA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for design optimization using logical and physical information</title><source>USPTO Issued Patents</source><creator>Boyle, Douglas B ; Koford, James S</creator><creatorcontrib>Boyle, Douglas B ; Koford, James S ; Monterey Design Systems, Inc</creatorcontrib><description>1. Field of the Invention A method for design optimization using logical and physical information is provided. In one embodiment, a method for design optimization using logical and physical information, includes receiving a behavioral description of an integrated circuit or a portion of an integrated circuit, optimizing placement of circuit elements in accordance with a first cost function, and optimizing logic of the circuit elements in accordance with a second cost function, in which the optimizing placement of the circuit elements and the optimizing logic of the circuit elements are performed concurrently. The method can further include optimizing routing in accordance with a third cost function, in which the optimizing routing, the optimizing placement of the circuit elements, and the optimizing logic of the circuit elements are performed concurrently.</description><language>eng</language><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6557145$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,777,799,882,64018</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6557145$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Boyle, Douglas B</creatorcontrib><creatorcontrib>Koford, James S</creatorcontrib><creatorcontrib>Monterey Design Systems, Inc</creatorcontrib><title>Method for design optimization using logical and physical information</title><description>1. Field of the Invention A method for design optimization using logical and physical information is provided. In one embodiment, a method for design optimization using logical and physical information, includes receiving a behavioral description of an integrated circuit or a portion of an integrated circuit, optimizing placement of circuit elements in accordance with a first cost function, and optimizing logic of the circuit elements in accordance with a second cost function, in which the optimizing placement of the circuit elements and the optimizing logic of the circuit elements are performed concurrently. The method can further include optimizing routing in accordance with a third cost function, in which the optimizing routing, the optimizing placement of the circuit elements, and the optimizing logic of the circuit elements are performed concurrently.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHD1TS3JyE9RSMsvUkhJLc5Mz1PILyjJzM2sSizJzM9TKC3OzEtXyMlPz0xOzFFIzEtRKMioLAZzMvOAmnLByngYWNMSc4pTeaE0N4OCm2uIs4duaXFBYklqXklxfHpRIogyMDM1NTc0MTUmQgkA7QE0nA</recordid><startdate>20030429</startdate><enddate>20030429</enddate><creator>Boyle, Douglas B</creator><creator>Koford, James S</creator><scope>EFH</scope></search><sort><creationdate>20030429</creationdate><title>Method for design optimization using logical and physical information</title><author>Boyle, Douglas B ; Koford, James S</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_065571453</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Boyle, Douglas B</creatorcontrib><creatorcontrib>Koford, James S</creatorcontrib><creatorcontrib>Monterey Design Systems, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Boyle, Douglas B</au><au>Koford, James S</au><aucorp>Monterey Design Systems, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for design optimization using logical and physical information</title><date>2003-04-29</date><risdate>2003</risdate><abstract>1. Field of the Invention A method for design optimization using logical and physical information is provided. In one embodiment, a method for design optimization using logical and physical information, includes receiving a behavioral description of an integrated circuit or a portion of an integrated circuit, optimizing placement of circuit elements in accordance with a first cost function, and optimizing logic of the circuit elements in accordance with a second cost function, in which the optimizing placement of the circuit elements and the optimizing logic of the circuit elements are performed concurrently. The method can further include optimizing routing in accordance with a third cost function, in which the optimizing routing, the optimizing placement of the circuit elements, and the optimizing logic of the circuit elements are performed concurrently.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06557145
source USPTO Issued Patents
title Method for design optimization using logical and physical information
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T23%3A56%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Boyle,%20Douglas%20B&rft.aucorp=Monterey%20Design%20Systems,%20Inc&rft.date=2003-04-29&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06557145%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true