High performance communication controller for processing high speed data streams wherein execution of a task can be skipped if it involves fetching information from external memory bank

The present invention relates generally to communication controllers, and more particularly to high performance communication controllers. A communication controller for handling high speed multi protocol data streams, wherein a stream is comprised of frames. Communication controller has two process...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Yeivin, Yoram, Weitz, Eliezer, Kurnick, Moti, Shalev, Avi, Hagai, Avi
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Yeivin, Yoram
Weitz, Eliezer
Kurnick, Moti
Shalev, Avi
Hagai, Avi
description The present invention relates generally to communication controllers, and more particularly to high performance communication controllers. A communication controller for handling high speed multi protocol data streams, wherein a stream is comprised of frames. Communication controller has two processors, second processor initializes first processor and handles high level management and protocol functions, first processor handles the data stream transactions. First processor and second processors are coupled to a two external buses. First processor handles a transactions of a frame by executing a task. First processor performs a task switch when there is a need to fetch information from an external unit, coupled to either first or second external bus, if it did process a whole frame, or if there is a need to fetch a portion of a frame from a communication channel.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06473808</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06473808</sourcerecordid><originalsourceid>FETCH-uspatents_grants_064738083</originalsourceid><addsrcrecordid>eNqNjkFKxEAQRbNxIeod_gWEgRGdvYzMAdxLTU91UiRd3VRVRj2atzMJHsDV58N_j3_b_ZykH9DYcrVCmhipljKrJAqpujQNq9PEhmWBZjWxu2iPYQW9MV9woSB4GFNxfA5sLAr-4jRvjppBCPIRiRRnho_S2sJJhgREr3W6siNzpGFVi25vNjhbLYsr2JQmFC7VvnEmHe-7m0yT88Nf3nV4O76_nh5nbxSs4R-90Rq756eX_WF32P9j8gv3hWBk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>High performance communication controller for processing high speed data streams wherein execution of a task can be skipped if it involves fetching information from external memory bank</title><source>USPTO Issued Patents</source><creator>Yeivin, Yoram ; Weitz, Eliezer ; Kurnick, Moti ; Shalev, Avi ; Hagai, Avi</creator><creatorcontrib>Yeivin, Yoram ; Weitz, Eliezer ; Kurnick, Moti ; Shalev, Avi ; Hagai, Avi ; Motorola, Inc</creatorcontrib><description>The present invention relates generally to communication controllers, and more particularly to high performance communication controllers. A communication controller for handling high speed multi protocol data streams, wherein a stream is comprised of frames. Communication controller has two processors, second processor initializes first processor and handles high level management and protocol functions, first processor handles the data stream transactions. First processor and second processors are coupled to a two external buses. First processor handles a transactions of a frame by executing a task. First processor performs a task switch when there is a need to fetch information from an external unit, coupled to either first or second external bus, if it did process a whole frame, or if there is a need to fetch a portion of a frame from a communication channel.</description><language>eng</language><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6473808$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64037</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6473808$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Yeivin, Yoram</creatorcontrib><creatorcontrib>Weitz, Eliezer</creatorcontrib><creatorcontrib>Kurnick, Moti</creatorcontrib><creatorcontrib>Shalev, Avi</creatorcontrib><creatorcontrib>Hagai, Avi</creatorcontrib><creatorcontrib>Motorola, Inc</creatorcontrib><title>High performance communication controller for processing high speed data streams wherein execution of a task can be skipped if it involves fetching information from external memory bank</title><description>The present invention relates generally to communication controllers, and more particularly to high performance communication controllers. A communication controller for handling high speed multi protocol data streams, wherein a stream is comprised of frames. Communication controller has two processors, second processor initializes first processor and handles high level management and protocol functions, first processor handles the data stream transactions. First processor and second processors are coupled to a two external buses. First processor handles a transactions of a frame by executing a task. First processor performs a task switch when there is a need to fetch information from an external unit, coupled to either first or second external bus, if it did process a whole frame, or if there is a need to fetch a portion of a frame from a communication channel.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjkFKxEAQRbNxIeod_gWEgRGdvYzMAdxLTU91UiRd3VRVRj2atzMJHsDV58N_j3_b_ZykH9DYcrVCmhipljKrJAqpujQNq9PEhmWBZjWxu2iPYQW9MV9woSB4GFNxfA5sLAr-4jRvjppBCPIRiRRnho_S2sJJhgREr3W6siNzpGFVi25vNjhbLYsr2JQmFC7VvnEmHe-7m0yT88Nf3nV4O76_nh5nbxSs4R-90Rq756eX_WF32P9j8gv3hWBk</recordid><startdate>20021029</startdate><enddate>20021029</enddate><creator>Yeivin, Yoram</creator><creator>Weitz, Eliezer</creator><creator>Kurnick, Moti</creator><creator>Shalev, Avi</creator><creator>Hagai, Avi</creator><scope>EFH</scope></search><sort><creationdate>20021029</creationdate><title>High performance communication controller for processing high speed data streams wherein execution of a task can be skipped if it involves fetching information from external memory bank</title><author>Yeivin, Yoram ; Weitz, Eliezer ; Kurnick, Moti ; Shalev, Avi ; Hagai, Avi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_064738083</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Yeivin, Yoram</creatorcontrib><creatorcontrib>Weitz, Eliezer</creatorcontrib><creatorcontrib>Kurnick, Moti</creatorcontrib><creatorcontrib>Shalev, Avi</creatorcontrib><creatorcontrib>Hagai, Avi</creatorcontrib><creatorcontrib>Motorola, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yeivin, Yoram</au><au>Weitz, Eliezer</au><au>Kurnick, Moti</au><au>Shalev, Avi</au><au>Hagai, Avi</au><aucorp>Motorola, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>High performance communication controller for processing high speed data streams wherein execution of a task can be skipped if it involves fetching information from external memory bank</title><date>2002-10-29</date><risdate>2002</risdate><abstract>The present invention relates generally to communication controllers, and more particularly to high performance communication controllers. A communication controller for handling high speed multi protocol data streams, wherein a stream is comprised of frames. Communication controller has two processors, second processor initializes first processor and handles high level management and protocol functions, first processor handles the data stream transactions. First processor and second processors are coupled to a two external buses. First processor handles a transactions of a frame by executing a task. First processor performs a task switch when there is a need to fetch information from an external unit, coupled to either first or second external bus, if it did process a whole frame, or if there is a need to fetch a portion of a frame from a communication channel.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06473808
source USPTO Issued Patents
title High performance communication controller for processing high speed data streams wherein execution of a task can be skipped if it involves fetching information from external memory bank
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T19%3A20%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Yeivin,%20Yoram&rft.aucorp=Motorola,%20Inc&rft.date=2002-10-29&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06473808%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true