System and method for adjusting a sampling time in a logic analyzer
The present invention is generally related to the field of digital analysis and, more particularly, is related to a system and method for adjusting a sampling time in a logic analyzer . A system and method are provided for detecting a stable region in a data signal to facilitate the alignment betwee...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!