Circuit and method for partial product bit shifting

There are many conventional multiplication circuits that perform squaring. Typically, these circuits include an array of partial product bit generators, each bit generator providing a bit of a partial product by comparing the appropriate bits of the multiplicand and multiplier. A circuit for shiftin...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Purcell, Stephen C
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Purcell, Stephen C
description There are many conventional multiplication circuits that perform squaring. Typically, these circuits include an array of partial product bit generators, each bit generator providing a bit of a partial product by comparing the appropriate bits of the multiplicand and multiplier. A circuit for shifting the number of partial product bits per column in an adder tree is provided. A partial product bit is generated having a weight 2that has a 1 value only if one input bit of weight 2has a 0 value while another input bit of weight 2has a 1 value. Another more significant partial product bit of weight 2receives the same input bits and has a 1 value only if both of the input bits have a 1 value. In this manner, the number of partial product bits in the column of weight 2is decreased by 1 while the number of bits is the column of weight 2is increased by 1. Therefore, if the column of weight 2had the greatest number of partial product bits of all columns, and if the column of weight 2had at least two fewer bits than the column of weight 2, the total maximum number of bits for all the columns is reduced by 1.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06460065</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06460065</sourcerecordid><originalsourceid>FETCH-uspatents_grants_064600653</originalsourceid><addsrcrecordid>eNrjZDB2zixKLs0sUUjMS1HITS3JyE9RSMsvUihILCrJTMxRKCjKTylNLlFIAiopzshMK8nMS-dhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMzEzMDAzNSYCCUAwcwtNQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Circuit and method for partial product bit shifting</title><source>USPTO Issued Patents</source><creator>Purcell, Stephen C</creator><creatorcontrib>Purcell, Stephen C ; ATI International SRL</creatorcontrib><description>There are many conventional multiplication circuits that perform squaring. Typically, these circuits include an array of partial product bit generators, each bit generator providing a bit of a partial product by comparing the appropriate bits of the multiplicand and multiplier. A circuit for shifting the number of partial product bits per column in an adder tree is provided. A partial product bit is generated having a weight 2that has a 1 value only if one input bit of weight 2has a 0 value while another input bit of weight 2has a 1 value. Another more significant partial product bit of weight 2receives the same input bits and has a 1 value only if both of the input bits have a 1 value. In this manner, the number of partial product bits in the column of weight 2is decreased by 1 while the number of bits is the column of weight 2is increased by 1. Therefore, if the column of weight 2had the greatest number of partial product bits of all columns, and if the column of weight 2had at least two fewer bits than the column of weight 2, the total maximum number of bits for all the columns is reduced by 1.</description><language>eng</language><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6460065$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64037</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6460065$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Purcell, Stephen C</creatorcontrib><creatorcontrib>ATI International SRL</creatorcontrib><title>Circuit and method for partial product bit shifting</title><description>There are many conventional multiplication circuits that perform squaring. Typically, these circuits include an array of partial product bit generators, each bit generator providing a bit of a partial product by comparing the appropriate bits of the multiplicand and multiplier. A circuit for shifting the number of partial product bits per column in an adder tree is provided. A partial product bit is generated having a weight 2that has a 1 value only if one input bit of weight 2has a 0 value while another input bit of weight 2has a 1 value. Another more significant partial product bit of weight 2receives the same input bits and has a 1 value only if both of the input bits have a 1 value. In this manner, the number of partial product bits in the column of weight 2is decreased by 1 while the number of bits is the column of weight 2is increased by 1. Therefore, if the column of weight 2had the greatest number of partial product bits of all columns, and if the column of weight 2had at least two fewer bits than the column of weight 2, the total maximum number of bits for all the columns is reduced by 1.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDB2zixKLs0sUUjMS1HITS3JyE9RSMsvUihILCrJTMxRKCjKTylNLlFIAiopzshMK8nMS-dhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMzEzMDAzNSYCCUAwcwtNQ</recordid><startdate>20021001</startdate><enddate>20021001</enddate><creator>Purcell, Stephen C</creator><scope>EFH</scope></search><sort><creationdate>20021001</creationdate><title>Circuit and method for partial product bit shifting</title><author>Purcell, Stephen C</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_064600653</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Purcell, Stephen C</creatorcontrib><creatorcontrib>ATI International SRL</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Purcell, Stephen C</au><aucorp>ATI International SRL</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Circuit and method for partial product bit shifting</title><date>2002-10-01</date><risdate>2002</risdate><abstract>There are many conventional multiplication circuits that perform squaring. Typically, these circuits include an array of partial product bit generators, each bit generator providing a bit of a partial product by comparing the appropriate bits of the multiplicand and multiplier. A circuit for shifting the number of partial product bits per column in an adder tree is provided. A partial product bit is generated having a weight 2that has a 1 value only if one input bit of weight 2has a 0 value while another input bit of weight 2has a 1 value. Another more significant partial product bit of weight 2receives the same input bits and has a 1 value only if both of the input bits have a 1 value. In this manner, the number of partial product bits in the column of weight 2is decreased by 1 while the number of bits is the column of weight 2is increased by 1. Therefore, if the column of weight 2had the greatest number of partial product bits of all columns, and if the column of weight 2had at least two fewer bits than the column of weight 2, the total maximum number of bits for all the columns is reduced by 1.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06460065
source USPTO Issued Patents
title Circuit and method for partial product bit shifting
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T17%3A10%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Purcell,%20Stephen%20C&rft.aucorp=ATI%20International%20SRL&rft.date=2002-10-01&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06460065%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true