Method of making a semiconductor device having a dual damascene interconnect spaced from a support structure

Method of making a semiconductor device having a dual damascene interconnect spaced from a support structure

The present invention relates to semiconductor devices that include dual damascene interconnects and methods for making them. A semiconductor device and an improved method for making it are described. The semiconductor device comprises a dual damascene interconnect that includes a conductive line. T...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Morrow, Patrick, Morrow, Xiaorong
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Morrow, Patrick
Morrow, Xiaorong
description The present invention relates to semiconductor devices that include dual damascene interconnects and methods for making them. A semiconductor device and an improved method for making it are described. The semiconductor device comprises a dual damascene interconnect that includes a conductive line. The device further includes a support structure that is spaced from the conductive line, and an insulating layer that is formed on the support structure and the conductive line. In the method for forming that device, a support structure is formed on a substrate, and an insulating layer is formed adjacent to it. Portions of the insulating layer are removed to form a via and a trench, which are filled with a conductive material to generate a dual damascene interconnect that includes a conductive line, wherein the conductive line is spaced from the support structure.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06448177</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06448177</sourcerecordid><originalsourceid>FETCH-uspatents_grants_064481773</originalsourceid><addsrcrecordid>eNqNjDsOwjAQRN1QIOAOewEkEBGhj0A0dPRoZa8TC_-0Xuf8OIIDUI008-atlX-QTMlAshDw7eIICIWC0ymaqiUxGJqdJphw_q6mogeDAYumSOCiEDc6khYoGTUZsJzC4qk5J26tcFNVpq1aWfSFdr_cKLhdn8N9X9tRKEp5jYxLHM5ddzn2_ekP5APEtULs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of making a semiconductor device having a dual damascene interconnect spaced from a support structure</title><source>USPTO Issued Patents</source><creator>Morrow, Patrick ; Morrow, Xiaorong</creator><creatorcontrib>Morrow, Patrick ; Morrow, Xiaorong ; Intle Corporation</creatorcontrib><description>The present invention relates to semiconductor devices that include dual damascene interconnects and methods for making them. A semiconductor device and an improved method for making it are described. The semiconductor device comprises a dual damascene interconnect that includes a conductive line. The device further includes a support structure that is spaced from the conductive line, and an insulating layer that is formed on the support structure and the conductive line. In the method for forming that device, a support structure is formed on a substrate, and an insulating layer is formed adjacent to it. Portions of the insulating layer are removed to form a via and a trench, which are filled with a conductive material to generate a dual damascene interconnect that includes a conductive line, wherein the conductive line is spaced from the support structure.</description><language>eng</language><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6448177$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6448177$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Morrow, Patrick</creatorcontrib><creatorcontrib>Morrow, Xiaorong</creatorcontrib><creatorcontrib>Intle Corporation</creatorcontrib><title>Method of making a semiconductor device having a dual damascene interconnect spaced from a support structure</title><description>The present invention relates to semiconductor devices that include dual damascene interconnects and methods for making them. A semiconductor device and an improved method for making it are described. The semiconductor device comprises a dual damascene interconnect that includes a conductive line. The device further includes a support structure that is spaced from the conductive line, and an insulating layer that is formed on the support structure and the conductive line. In the method for forming that device, a support structure is formed on a substrate, and an insulating layer is formed adjacent to it. Portions of the insulating layer are removed to form a via and a trench, which are filled with a conductive material to generate a dual damascene interconnect that includes a conductive line, wherein the conductive line is spaced from the support structure.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjDsOwjAQRN1QIOAOewEkEBGhj0A0dPRoZa8TC_-0Xuf8OIIDUI008-atlX-QTMlAshDw7eIICIWC0ymaqiUxGJqdJphw_q6mogeDAYumSOCiEDc6khYoGTUZsJzC4qk5J26tcFNVpq1aWfSFdr_cKLhdn8N9X9tRKEp5jYxLHM5ddzn2_ekP5APEtULs</recordid><startdate>20020910</startdate><enddate>20020910</enddate><creator>Morrow, Patrick</creator><creator>Morrow, Xiaorong</creator><scope>EFH</scope></search><sort><creationdate>20020910</creationdate><title>Method of making a semiconductor device having a dual damascene interconnect spaced from a support structure</title><author>Morrow, Patrick ; Morrow, Xiaorong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_064481773</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Morrow, Patrick</creatorcontrib><creatorcontrib>Morrow, Xiaorong</creatorcontrib><creatorcontrib>Intle Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Morrow, Patrick</au><au>Morrow, Xiaorong</au><aucorp>Intle Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of making a semiconductor device having a dual damascene interconnect spaced from a support structure</title><date>2002-09-10</date><risdate>2002</risdate><abstract>The present invention relates to semiconductor devices that include dual damascene interconnects and methods for making them. A semiconductor device and an improved method for making it are described. The semiconductor device comprises a dual damascene interconnect that includes a conductive line. The device further includes a support structure that is spaced from the conductive line, and an insulating layer that is formed on the support structure and the conductive line. In the method for forming that device, a support structure is formed on a substrate, and an insulating layer is formed adjacent to it. Portions of the insulating layer are removed to form a via and a trench, which are filled with a conductive material to generate a dual damascene interconnect that includes a conductive line, wherein the conductive line is spaced from the support structure.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06448177
source USPTO Issued Patents
title Method of making a semiconductor device having a dual damascene interconnect spaced from a support structure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-11T01%3A32%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Morrow,%20Patrick&rft.aucorp=Intle%20Corporation&rft.date=2002-09-10&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06448177%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true