Selective device coupling

The present invention relates generally to selective coupling of semiconductor devices and in particular to methods and facilitating circuitry to permit selective coupling of multiple storage cells to improve memory device characteristics or circumvent memory device defects. Memory devices and other...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: McClain, Jeff A
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator McClain, Jeff A
description The present invention relates generally to selective coupling of semiconductor devices and in particular to methods and facilitating circuitry to permit selective coupling of multiple storage cells to improve memory device characteristics or circumvent memory device defects. Memory devices and other integrated circuit devices having a first capacitor and a second capacitor with an interposing selective isolation device, and methods of their operation. A selective isolation device is a device selectively in a state of conductance or non-conductance. When the selective isolation device is in a state of conductance, the first capacitor is coupled to the second capacitor. When the selective isolation device is in a state of non-conductance, the first capacitor is electrically isolated from the second capacitor. In memory devices, such parallel coupling of adjacent storage capacitors of adjacent memory cells is useful in increasing beta ratio and providing defect isolation. Such coupling of adjacent storage capacitors generally reduces the number of uniquely addressable memory cells.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06430081</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06430081</sourcerecordid><originalsourceid>FETCH-uspatents_grants_064300813</originalsourceid><addsrcrecordid>eNrjZJAMTs1JTS7JLEtVSEkty0xOVUjOLy3IycxL52FgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrAzMTYwMDC0JgIJQANJyOP</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Selective device coupling</title><source>USPTO Issued Patents</source><creator>McClain, Jeff A</creator><creatorcontrib>McClain, Jeff A ; Micron Technology, Inc</creatorcontrib><description>The present invention relates generally to selective coupling of semiconductor devices and in particular to methods and facilitating circuitry to permit selective coupling of multiple storage cells to improve memory device characteristics or circumvent memory device defects. Memory devices and other integrated circuit devices having a first capacitor and a second capacitor with an interposing selective isolation device, and methods of their operation. A selective isolation device is a device selectively in a state of conductance or non-conductance. When the selective isolation device is in a state of conductance, the first capacitor is coupled to the second capacitor. When the selective isolation device is in a state of non-conductance, the first capacitor is electrically isolated from the second capacitor. In memory devices, such parallel coupling of adjacent storage capacitors of adjacent memory cells is useful in increasing beta ratio and providing defect isolation. Such coupling of adjacent storage capacitors generally reduces the number of uniquely addressable memory cells.</description><language>eng</language><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6430081$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6430081$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>McClain, Jeff A</creatorcontrib><creatorcontrib>Micron Technology, Inc</creatorcontrib><title>Selective device coupling</title><description>The present invention relates generally to selective coupling of semiconductor devices and in particular to methods and facilitating circuitry to permit selective coupling of multiple storage cells to improve memory device characteristics or circumvent memory device defects. Memory devices and other integrated circuit devices having a first capacitor and a second capacitor with an interposing selective isolation device, and methods of their operation. A selective isolation device is a device selectively in a state of conductance or non-conductance. When the selective isolation device is in a state of conductance, the first capacitor is coupled to the second capacitor. When the selective isolation device is in a state of non-conductance, the first capacitor is electrically isolated from the second capacitor. In memory devices, such parallel coupling of adjacent storage capacitors of adjacent memory cells is useful in increasing beta ratio and providing defect isolation. Such coupling of adjacent storage capacitors generally reduces the number of uniquely addressable memory cells.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZJAMTs1JTS7JLEtVSEkty0xOVUjOLy3IycxL52FgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrAzMTYwMDC0JgIJQANJyOP</recordid><startdate>20020806</startdate><enddate>20020806</enddate><creator>McClain, Jeff A</creator><scope>EFH</scope></search><sort><creationdate>20020806</creationdate><title>Selective device coupling</title><author>McClain, Jeff A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_064300813</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><toplevel>online_resources</toplevel><creatorcontrib>McClain, Jeff A</creatorcontrib><creatorcontrib>Micron Technology, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>McClain, Jeff A</au><aucorp>Micron Technology, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Selective device coupling</title><date>2002-08-06</date><risdate>2002</risdate><abstract>The present invention relates generally to selective coupling of semiconductor devices and in particular to methods and facilitating circuitry to permit selective coupling of multiple storage cells to improve memory device characteristics or circumvent memory device defects. Memory devices and other integrated circuit devices having a first capacitor and a second capacitor with an interposing selective isolation device, and methods of their operation. A selective isolation device is a device selectively in a state of conductance or non-conductance. When the selective isolation device is in a state of conductance, the first capacitor is coupled to the second capacitor. When the selective isolation device is in a state of non-conductance, the first capacitor is electrically isolated from the second capacitor. In memory devices, such parallel coupling of adjacent storage capacitors of adjacent memory cells is useful in increasing beta ratio and providing defect isolation. Such coupling of adjacent storage capacitors generally reduces the number of uniquely addressable memory cells.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06430081
source USPTO Issued Patents
title Selective device coupling
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T22%3A55%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=McClain,%20Jeff%20A&rft.aucorp=Micron%20Technology,%20Inc&rft.date=2002-08-06&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06430081%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true