Method and apparatus for multiple latency synchronous dynamic random access memory

The present invention relates to synchronously operated memories and, more particularly, to multiple latency synchronous operation of dynamic random access memories. A multiple latency synchronous dynamic random access memory includes separate two and three latency control circuits driven by an inpu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: McLaury, Loren L
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator McLaury, Loren L
description The present invention relates to synchronously operated memories and, more particularly, to multiple latency synchronous operation of dynamic random access memories. A multiple latency synchronous dynamic random access memory includes separate two and three latency control circuits driven by an input latch circuit. Commands received at the multiple latency synchronous dynamic random access memory are converted to a separate set of command signals clocked through an input latch circuit by a feedback reset signal, such that commands are pipelined for three latency operation. In response to the command signals, the two latency control circuit produces a set of control signals according to a two latency algorithm. In response to the same command signals, the three latency control circuit independently produces a set of three latency control signals according to a three latency algorithm. In two latency operation, access time for signal development is externally controlled, while in three latency operation access time is internally controlled. In three latency operation, signal development time is determined separately for reads and writes. Also, in three latency operation, data is clocked along a data input path with a write latency. The multiple latency synchronous dynamic random access memory includes a pair of output data paths having different delays, where the data path is selected according to two or three latency operation.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_06359831</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>06359831</sourcerecordid><originalsourceid>FETCH-uspatents_grants_063598313</originalsourceid><addsrcrecordid>eNqNjDEKAjEQRdNYyOod5gLCSlC0XhQbG7GXITvrLiSZMJMUub0RPIDF5zXv_bV53CnPPALGtpRQMBeFiQVC8XlJnsBjpugqaI1uFo7chLFGDIsDaR0HQOdIFQIFlroxqwm90vbHzsD18hxuu6Lpe5X19W5dQ3-0h_PJ7u0fygclETmx</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for multiple latency synchronous dynamic random access memory</title><source>USPTO Issued Patents</source><creator>McLaury, Loren L</creator><creatorcontrib>McLaury, Loren L ; Micron Technology, Inc</creatorcontrib><description>The present invention relates to synchronously operated memories and, more particularly, to multiple latency synchronous operation of dynamic random access memories. A multiple latency synchronous dynamic random access memory includes separate two and three latency control circuits driven by an input latch circuit. Commands received at the multiple latency synchronous dynamic random access memory are converted to a separate set of command signals clocked through an input latch circuit by a feedback reset signal, such that commands are pipelined for three latency operation. In response to the command signals, the two latency control circuit produces a set of control signals according to a two latency algorithm. In response to the same command signals, the three latency control circuit independently produces a set of three latency control signals according to a three latency algorithm. In two latency operation, access time for signal development is externally controlled, while in three latency operation access time is internally controlled. In three latency operation, signal development time is determined separately for reads and writes. Also, in three latency operation, data is clocked along a data input path with a write latency. The multiple latency synchronous dynamic random access memory includes a pair of output data paths having different delays, where the data path is selected according to two or three latency operation.</description><language>eng</language><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6359831$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6359831$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>McLaury, Loren L</creatorcontrib><creatorcontrib>Micron Technology, Inc</creatorcontrib><title>Method and apparatus for multiple latency synchronous dynamic random access memory</title><description>The present invention relates to synchronously operated memories and, more particularly, to multiple latency synchronous operation of dynamic random access memories. A multiple latency synchronous dynamic random access memory includes separate two and three latency control circuits driven by an input latch circuit. Commands received at the multiple latency synchronous dynamic random access memory are converted to a separate set of command signals clocked through an input latch circuit by a feedback reset signal, such that commands are pipelined for three latency operation. In response to the command signals, the two latency control circuit produces a set of control signals according to a two latency algorithm. In response to the same command signals, the three latency control circuit independently produces a set of three latency control signals according to a three latency algorithm. In two latency operation, access time for signal development is externally controlled, while in three latency operation access time is internally controlled. In three latency operation, signal development time is determined separately for reads and writes. Also, in three latency operation, data is clocked along a data input path with a write latency. The multiple latency synchronous dynamic random access memory includes a pair of output data paths having different delays, where the data path is selected according to two or three latency operation.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjDEKAjEQRdNYyOod5gLCSlC0XhQbG7GXITvrLiSZMJMUub0RPIDF5zXv_bV53CnPPALGtpRQMBeFiQVC8XlJnsBjpugqaI1uFo7chLFGDIsDaR0HQOdIFQIFlroxqwm90vbHzsD18hxuu6Lpe5X19W5dQ3-0h_PJ7u0fygclETmx</recordid><startdate>20020319</startdate><enddate>20020319</enddate><creator>McLaury, Loren L</creator><scope>EFH</scope></search><sort><creationdate>20020319</creationdate><title>Method and apparatus for multiple latency synchronous dynamic random access memory</title><author>McLaury, Loren L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_063598313</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><toplevel>online_resources</toplevel><creatorcontrib>McLaury, Loren L</creatorcontrib><creatorcontrib>Micron Technology, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>McLaury, Loren L</au><aucorp>Micron Technology, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for multiple latency synchronous dynamic random access memory</title><date>2002-03-19</date><risdate>2002</risdate><abstract>The present invention relates to synchronously operated memories and, more particularly, to multiple latency synchronous operation of dynamic random access memories. A multiple latency synchronous dynamic random access memory includes separate two and three latency control circuits driven by an input latch circuit. Commands received at the multiple latency synchronous dynamic random access memory are converted to a separate set of command signals clocked through an input latch circuit by a feedback reset signal, such that commands are pipelined for three latency operation. In response to the command signals, the two latency control circuit produces a set of control signals according to a two latency algorithm. In response to the same command signals, the three latency control circuit independently produces a set of three latency control signals according to a three latency algorithm. In two latency operation, access time for signal development is externally controlled, while in three latency operation access time is internally controlled. In three latency operation, signal development time is determined separately for reads and writes. Also, in three latency operation, data is clocked along a data input path with a write latency. The multiple latency synchronous dynamic random access memory includes a pair of output data paths having different delays, where the data path is selected according to two or three latency operation.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_06359831
source USPTO Issued Patents
title Method and apparatus for multiple latency synchronous dynamic random access memory
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T14%3A55%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=McLaury,%20Loren%20L&rft.aucorp=Micron%20Technology,%20Inc&rft.date=2002-03-19&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E06359831%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true