Circuit arrangement and method of maintaining cache coherence utilizing snoop response collection logic that disregards extraneous retry responses
The invention is generally related to cache coherence in a shared memory architecture, and in particular to response collection in a snoopy cache coherence implementation. A data processing system, circuit arrangement, integrated circuit device, program product, and method improve system response by...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!