Device and method for controlling solid-state memory system

A memory system includes an array of solid-state memory devices are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk driv...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lofgren, Karl, Stai, Jeffrey, Gupta, Anil, Norman, Robert, Mehrotra, Sanjay
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lofgren, Karl
Stai, Jeffrey
Gupta, Anil
Norman, Robert
Mehrotra, Sanjay
description A memory system includes an array of solid-state memory devices are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information are accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is assigned an array address by an array mount. An memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A reserved array mount configuration is used to unconditionally select the device mounted. A reserved address broadcast over the device bus deselects all previously selected memory devices. Read performance is enhanced by a read streaming technique in which while a current chunk of data is being serialized and shifted out of the memory subsystem to the controller module, the controller module is also setting up the address for the next chunk of data to begin to address the memory system.
format Patent
fullrecord <record><control><sourceid>uspatents_EFI</sourceid><recordid>TN_cdi_uspatents_applications_20040186948</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20040186948</sourcerecordid><originalsourceid>FETCH-uspatents_applications_200401869483</originalsourceid><addsrcrecordid>eNrjZLB2SS3LTE5VSMxLUchNLcnIT1FIyy9SSM7PKynKz8nJzEtXKM7PyUzRLS5JLEkFKsnNL6pUKK4sLknN5WFgTUvMKU7lhdLcDJpuriHOHrqlxQVAxXklxfGJBQU5mcmJJZn5ecXxRgYGJgaGFmaWJhbGpKgFAFXHNsM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Device and method for controlling solid-state memory system</title><source>USPTO Published Applications</source><creator>Lofgren, Karl ; Stai, Jeffrey ; Gupta, Anil ; Norman, Robert ; Mehrotra, Sanjay</creator><creatorcontrib>Lofgren, Karl ; Stai, Jeffrey ; Gupta, Anil ; Norman, Robert ; Mehrotra, Sanjay</creatorcontrib><description>A memory system includes an array of solid-state memory devices are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information are accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is assigned an array address by an array mount. An memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A reserved array mount configuration is used to unconditionally select the device mounted. A reserved address broadcast over the device bus deselects all previously selected memory devices. Read performance is enhanced by a read streaming technique in which while a current chunk of data is being serialized and shifted out of the memory subsystem to the controller module, the controller module is also setting up the address for the next chunk of data to begin to address the memory system.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040186948$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,869,881,64036</link.rule.ids><linktorsrc>$$Uhttps://patentcenter.uspto.gov/applications/10809061$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lofgren, Karl</creatorcontrib><creatorcontrib>Stai, Jeffrey</creatorcontrib><creatorcontrib>Gupta, Anil</creatorcontrib><creatorcontrib>Norman, Robert</creatorcontrib><creatorcontrib>Mehrotra, Sanjay</creatorcontrib><title>Device and method for controlling solid-state memory system</title><description>A memory system includes an array of solid-state memory devices are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information are accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is assigned an array address by an array mount. An memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A reserved array mount configuration is used to unconditionally select the device mounted. A reserved address broadcast over the device bus deselects all previously selected memory devices. Read performance is enhanced by a read streaming technique in which while a current chunk of data is being serialized and shifted out of the memory subsystem to the controller module, the controller module is also setting up the address for the next chunk of data to begin to address the memory system.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFI</sourceid><recordid>eNrjZLB2SS3LTE5VSMxLUchNLcnIT1FIyy9SSM7PKynKz8nJzEtXKM7PyUzRLS5JLEkFKsnNL6pUKK4sLknN5WFgTUvMKU7lhdLcDJpuriHOHrqlxQVAxXklxfGJBQU5mcmJJZn5ecXxRgYGJgaGFmaWJhbGpKgFAFXHNsM</recordid><startdate>20040923</startdate><enddate>20040923</enddate><creator>Lofgren, Karl</creator><creator>Stai, Jeffrey</creator><creator>Gupta, Anil</creator><creator>Norman, Robert</creator><creator>Mehrotra, Sanjay</creator><scope>EFI</scope></search><sort><creationdate>20040923</creationdate><title>Device and method for controlling solid-state memory system</title><author>Lofgren, Karl ; Stai, Jeffrey ; Gupta, Anil ; Norman, Robert ; Mehrotra, Sanjay</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_applications_200401869483</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Lofgren, Karl</creatorcontrib><creatorcontrib>Stai, Jeffrey</creatorcontrib><creatorcontrib>Gupta, Anil</creatorcontrib><creatorcontrib>Norman, Robert</creatorcontrib><creatorcontrib>Mehrotra, Sanjay</creatorcontrib><collection>USPTO Published Applications</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lofgren, Karl</au><au>Stai, Jeffrey</au><au>Gupta, Anil</au><au>Norman, Robert</au><au>Mehrotra, Sanjay</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Device and method for controlling solid-state memory system</title><date>2004-09-23</date><risdate>2004</risdate><abstract>A memory system includes an array of solid-state memory devices are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information are accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is assigned an array address by an array mount. An memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A reserved array mount configuration is used to unconditionally select the device mounted. A reserved address broadcast over the device bus deselects all previously selected memory devices. Read performance is enhanced by a read streaming technique in which while a current chunk of data is being serialized and shifted out of the memory subsystem to the controller module, the controller module is also setting up the address for the next chunk of data to begin to address the memory system.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_applications_20040186948
source USPTO Published Applications
title Device and method for controlling solid-state memory system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T12%3A12%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFI&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lofgren,%20Karl&rft.date=2004-09-23&rft_id=info:doi/&rft_dat=%3Cuspatents_EFI%3E20040186948%3C/uspatents_EFI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true