Network processor having bypass capability

A network processor having bypass capability in which some data units are diverted from being processed by the processor core of the network processor. In one embodiment, a network processor may include a receiver to receive data units, configuration information used to evaluate whether the data uni...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Reiner, Thomas, Jong, Kirk, Terry, Phil, Walls, Neely, Haywood, Chris, de la Garrigue, Michael, Rappoport, Adam
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Reiner, Thomas
Jong, Kirk
Terry, Phil
Walls, Neely
Haywood, Chris
de la Garrigue, Michael
Rappoport, Adam
description A network processor having bypass capability in which some data units are diverted from being processed by the processor core of the network processor. In one embodiment, a network processor may include a receiver to receive data units, configuration information used to evaluate whether the data units require processing, a processor core to process data units that require processing, a bypass store to hold those data units which do not require processing by the processor core, and a transmitter to transmit the data units. In one embodiment, a method may include receiving a plurality of data units, receiving configuration information, evaluating whether each of the data units requires processing based on the configuration information, bypassing processing those of the data units that do not require processing based on the evaluating, processing those of the data units that require processing based on the evaluating, and transmitting the data units.
format Patent
fullrecord <record><control><sourceid>uspatents_EFI</sourceid><recordid>TN_cdi_uspatents_applications_20040165590</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20040165590</sourcerecordid><originalsourceid>FETCH-uspatents_applications_200401655903</originalsourceid><addsrcrecordid>eNrjZNDySy0pzy_KVigoyk9OLS7OL1LISCzLzEtXSKosSCwuVkhOLEhMyszJLKnkYWBNS8wpTuWF0twMmm6uIc4euqXFBYklqXklxfGJBQU5mcmJJZn5ecXxRgYGJgaGZqamlgbGpKgFAKIYMJw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Network processor having bypass capability</title><source>USPTO Published Applications</source><creator>Reiner, Thomas ; Jong, Kirk ; Terry, Phil ; Walls, Neely ; Haywood, Chris ; de la Garrigue, Michael ; Rappoport, Adam</creator><creatorcontrib>Reiner, Thomas ; Jong, Kirk ; Terry, Phil ; Walls, Neely ; Haywood, Chris ; de la Garrigue, Michael ; Rappoport, Adam</creatorcontrib><description>A network processor having bypass capability in which some data units are diverted from being processed by the processor core of the network processor. In one embodiment, a network processor may include a receiver to receive data units, configuration information used to evaluate whether the data units require processing, a processor core to process data units that require processing, a bypass store to hold those data units which do not require processing by the processor core, and a transmitter to transmit the data units. In one embodiment, a method may include receiving a plurality of data units, receiving configuration information, evaluating whether each of the data units requires processing based on the configuration information, bypassing processing those of the data units that do not require processing based on the evaluating, processing those of the data units that require processing based on the evaluating, and transmitting the data units.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040165590$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,869,881,64035</link.rule.ids><linktorsrc>$$Uhttps://patentcenter.uspto.gov/applications/10374214$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Reiner, Thomas</creatorcontrib><creatorcontrib>Jong, Kirk</creatorcontrib><creatorcontrib>Terry, Phil</creatorcontrib><creatorcontrib>Walls, Neely</creatorcontrib><creatorcontrib>Haywood, Chris</creatorcontrib><creatorcontrib>de la Garrigue, Michael</creatorcontrib><creatorcontrib>Rappoport, Adam</creatorcontrib><title>Network processor having bypass capability</title><description>A network processor having bypass capability in which some data units are diverted from being processed by the processor core of the network processor. In one embodiment, a network processor may include a receiver to receive data units, configuration information used to evaluate whether the data units require processing, a processor core to process data units that require processing, a bypass store to hold those data units which do not require processing by the processor core, and a transmitter to transmit the data units. In one embodiment, a method may include receiving a plurality of data units, receiving configuration information, evaluating whether each of the data units requires processing based on the configuration information, bypassing processing those of the data units that do not require processing based on the evaluating, processing those of the data units that require processing based on the evaluating, and transmitting the data units.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFI</sourceid><recordid>eNrjZNDySy0pzy_KVigoyk9OLS7OL1LISCzLzEtXSKosSCwuVkhOLEhMyszJLKnkYWBNS8wpTuWF0twMmm6uIc4euqXFBYklqXklxfGJBQU5mcmJJZn5ecXxRgYGJgaGZqamlgbGpKgFAKIYMJw</recordid><startdate>20040826</startdate><enddate>20040826</enddate><creator>Reiner, Thomas</creator><creator>Jong, Kirk</creator><creator>Terry, Phil</creator><creator>Walls, Neely</creator><creator>Haywood, Chris</creator><creator>de la Garrigue, Michael</creator><creator>Rappoport, Adam</creator><scope>EFI</scope></search><sort><creationdate>20040826</creationdate><title>Network processor having bypass capability</title><author>Reiner, Thomas ; Jong, Kirk ; Terry, Phil ; Walls, Neely ; Haywood, Chris ; de la Garrigue, Michael ; Rappoport, Adam</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_applications_200401655903</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Reiner, Thomas</creatorcontrib><creatorcontrib>Jong, Kirk</creatorcontrib><creatorcontrib>Terry, Phil</creatorcontrib><creatorcontrib>Walls, Neely</creatorcontrib><creatorcontrib>Haywood, Chris</creatorcontrib><creatorcontrib>de la Garrigue, Michael</creatorcontrib><creatorcontrib>Rappoport, Adam</creatorcontrib><collection>USPTO Published Applications</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Reiner, Thomas</au><au>Jong, Kirk</au><au>Terry, Phil</au><au>Walls, Neely</au><au>Haywood, Chris</au><au>de la Garrigue, Michael</au><au>Rappoport, Adam</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Network processor having bypass capability</title><date>2004-08-26</date><risdate>2004</risdate><abstract>A network processor having bypass capability in which some data units are diverted from being processed by the processor core of the network processor. In one embodiment, a network processor may include a receiver to receive data units, configuration information used to evaluate whether the data units require processing, a processor core to process data units that require processing, a bypass store to hold those data units which do not require processing by the processor core, and a transmitter to transmit the data units. In one embodiment, a method may include receiving a plurality of data units, receiving configuration information, evaluating whether each of the data units requires processing based on the configuration information, bypassing processing those of the data units that do not require processing based on the evaluating, processing those of the data units that require processing based on the evaluating, and transmitting the data units.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_applications_20040165590
source USPTO Published Applications
title Network processor having bypass capability
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T02%3A03%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFI&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Reiner,%20Thomas&rft.date=2004-08-26&rft_id=info:doi/&rft_dat=%3Cuspatents_EFI%3E20040165590%3C/uspatents_EFI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true