Electronic circuit package

An electronic apparatus which includes a wiring substrate which includes wiring conductors, and a plurality of semiconductor bare chips that are formed on the wiring substrate. The semiconductor bare chips include a processor for processing data and a circuit having a checking function for detecting...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Ihara, Hirokazu, Kanekawa, Nobuyasu, Akiyama, Masatsugu, Kawabata, Kiyoshi, Yamanaka, Hisayoshi, Okishima, Tetsuya
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Ihara, Hirokazu
Kanekawa, Nobuyasu
Akiyama, Masatsugu
Kawabata, Kiyoshi
Yamanaka, Hisayoshi
Okishima, Tetsuya
description An electronic apparatus which includes a wiring substrate which includes wiring conductors, and a plurality of semiconductor bare chips that are formed on the wiring substrate. The semiconductor bare chips include a processor for processing data and a circuit having a checking function for detecting faults of the processor.
format Patent
fullrecord <record><control><sourceid>uspatents_EFI</sourceid><recordid>TN_cdi_uspatents_applications_20040164324</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20040164324</sourcerecordid><originalsourceid>FETCH-uspatents_applications_200401643243</originalsourceid><addsrcrecordid>eNrjZJByzUlNLinKz8tMVkjOLEouzSxRKEhMzk5MT-VhYE1LzClO5YXS3Ayabq4hzh66pcUFiSWpeSXF8YkFBTmZyYklmfl5xfFGBgYmBoZmJsZGJsakqAUAHGYqDA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Electronic circuit package</title><source>USPTO Published Applications</source><creator>Ihara, Hirokazu ; Kanekawa, Nobuyasu ; Akiyama, Masatsugu ; Kawabata, Kiyoshi ; Yamanaka, Hisayoshi ; Okishima, Tetsuya</creator><creatorcontrib>Ihara, Hirokazu ; Kanekawa, Nobuyasu ; Akiyama, Masatsugu ; Kawabata, Kiyoshi ; Yamanaka, Hisayoshi ; Okishima, Tetsuya</creatorcontrib><description>An electronic apparatus which includes a wiring substrate which includes wiring conductors, and a plurality of semiconductor bare chips that are formed on the wiring substrate. The semiconductor bare chips include a processor for processing data and a circuit having a checking function for detecting faults of the processor.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040164324$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,869,881,64035</link.rule.ids><linktorsrc>$$Uhttps://patentcenter.uspto.gov/applications/10786008$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Ihara, Hirokazu</creatorcontrib><creatorcontrib>Kanekawa, Nobuyasu</creatorcontrib><creatorcontrib>Akiyama, Masatsugu</creatorcontrib><creatorcontrib>Kawabata, Kiyoshi</creatorcontrib><creatorcontrib>Yamanaka, Hisayoshi</creatorcontrib><creatorcontrib>Okishima, Tetsuya</creatorcontrib><title>Electronic circuit package</title><description>An electronic apparatus which includes a wiring substrate which includes wiring conductors, and a plurality of semiconductor bare chips that are formed on the wiring substrate. The semiconductor bare chips include a processor for processing data and a circuit having a checking function for detecting faults of the processor.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFI</sourceid><recordid>eNrjZJByzUlNLinKz8tMVkjOLEouzSxRKEhMzk5MT-VhYE1LzClO5YXS3Ayabq4hzh66pcUFiSWpeSXF8YkFBTmZyYklmfl5xfFGBgYmBoZmJsZGJsakqAUAHGYqDA</recordid><startdate>20040826</startdate><enddate>20040826</enddate><creator>Ihara, Hirokazu</creator><creator>Kanekawa, Nobuyasu</creator><creator>Akiyama, Masatsugu</creator><creator>Kawabata, Kiyoshi</creator><creator>Yamanaka, Hisayoshi</creator><creator>Okishima, Tetsuya</creator><scope>EFI</scope></search><sort><creationdate>20040826</creationdate><title>Electronic circuit package</title><author>Ihara, Hirokazu ; Kanekawa, Nobuyasu ; Akiyama, Masatsugu ; Kawabata, Kiyoshi ; Yamanaka, Hisayoshi ; Okishima, Tetsuya</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_applications_200401643243</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Ihara, Hirokazu</creatorcontrib><creatorcontrib>Kanekawa, Nobuyasu</creatorcontrib><creatorcontrib>Akiyama, Masatsugu</creatorcontrib><creatorcontrib>Kawabata, Kiyoshi</creatorcontrib><creatorcontrib>Yamanaka, Hisayoshi</creatorcontrib><creatorcontrib>Okishima, Tetsuya</creatorcontrib><collection>USPTO Published Applications</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ihara, Hirokazu</au><au>Kanekawa, Nobuyasu</au><au>Akiyama, Masatsugu</au><au>Kawabata, Kiyoshi</au><au>Yamanaka, Hisayoshi</au><au>Okishima, Tetsuya</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Electronic circuit package</title><date>2004-08-26</date><risdate>2004</risdate><abstract>An electronic apparatus which includes a wiring substrate which includes wiring conductors, and a plurality of semiconductor bare chips that are formed on the wiring substrate. The semiconductor bare chips include a processor for processing data and a circuit having a checking function for detecting faults of the processor.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_applications_20040164324
source USPTO Published Applications
title Electronic circuit package
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T15%3A56%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFI&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Ihara,%20Hirokazu&rft.date=2004-08-26&rft_id=info:doi/&rft_dat=%3Cuspatents_EFI%3E20040164324%3C/uspatents_EFI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true