Cache flushing

Cache flushing

Portions of a cache are flushed in stages. An exemplary flushing of the present invention comprises flushing a first portion, performing operations other than a flush, and then flushing a second portion of the cache. The first portion may be disabled after it is flushed. The cache may be functionall...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Horrigan, John, Thangavelu, Namasivayam, George, Varghese, Holscher, Brian
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Horrigan, John
Thangavelu, Namasivayam
George, Varghese
Holscher, Brian
description Portions of a cache are flushed in stages. An exemplary flushing of the present invention comprises flushing a first portion, performing operations other than a flush, and then flushing a second portion of the cache. The first portion may be disabled after it is flushed. The cache may be functionally divided into portions prior to a flush, or the portions may be determined in part by an abort signal. The operations may access either the cache or the memory. The operations may involve direct memory access or interrupt servicing.
format Patent
fullrecord <record><control><sourceid>uspatents_EFI</sourceid><recordid>TN_cdi_uspatents_applications_20040073751</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20040073751</sourcerecordid><originalsourceid>FETCH-uspatents_applications_200400737513</originalsourceid><addsrcrecordid>eNrjZOBzTkzOSFVIyyktzsjMS-dhYE1LzClO5YXS3Ayabq4hzh66pcUFiSWpeSXF8YkFBTmZyYklmfl5xfFGBgYmBgbmxuamhsakqAUAy2IlUw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Cache flushing</title><source>USPTO Published Applications</source><creator>Horrigan, John ; Thangavelu, Namasivayam ; George, Varghese ; Holscher, Brian</creator><creatorcontrib>Horrigan, John ; Thangavelu, Namasivayam ; George, Varghese ; Holscher, Brian</creatorcontrib><description>Portions of a cache are flushed in stages. An exemplary flushing of the present invention comprises flushing a first portion, performing operations other than a flush, and then flushing a second portion of the cache. The first portion may be disabled after it is flushed. The cache may be functionally divided into portions prior to a flush, or the portions may be determined in part by an abort signal. The operations may access either the cache or the memory. The operations may involve direct memory access or interrupt servicing.</description><language>eng</language><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040073751$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,873,885,64059</link.rule.ids><linktorsrc>$$Uhttps://patentcenter.uspto.gov/applications/10682240$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Horrigan, John</creatorcontrib><creatorcontrib>Thangavelu, Namasivayam</creatorcontrib><creatorcontrib>George, Varghese</creatorcontrib><creatorcontrib>Holscher, Brian</creatorcontrib><title>Cache flushing</title><description>Portions of a cache are flushed in stages. An exemplary flushing of the present invention comprises flushing a first portion, performing operations other than a flush, and then flushing a second portion of the cache. The first portion may be disabled after it is flushed. The cache may be functionally divided into portions prior to a flush, or the portions may be determined in part by an abort signal. The operations may access either the cache or the memory. The operations may involve direct memory access or interrupt servicing.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EFI</sourceid><recordid>eNrjZOBzTkzOSFVIyyktzsjMS-dhYE1LzClO5YXS3Ayabq4hzh66pcUFiSWpeSXF8YkFBTmZyYklmfl5xfFGBgYmBgbmxuamhsakqAUAy2IlUw</recordid><startdate>20040415</startdate><enddate>20040415</enddate><creator>Horrigan, John</creator><creator>Thangavelu, Namasivayam</creator><creator>George, Varghese</creator><creator>Holscher, Brian</creator><scope>EFI</scope></search><sort><creationdate>20040415</creationdate><title>Cache flushing</title><author>Horrigan, John ; Thangavelu, Namasivayam ; George, Varghese ; Holscher, Brian</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_applications_200400737513</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Horrigan, John</creatorcontrib><creatorcontrib>Thangavelu, Namasivayam</creatorcontrib><creatorcontrib>George, Varghese</creatorcontrib><creatorcontrib>Holscher, Brian</creatorcontrib><collection>USPTO Published Applications</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Horrigan, John</au><au>Thangavelu, Namasivayam</au><au>George, Varghese</au><au>Holscher, Brian</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Cache flushing</title><date>2004-04-15</date><risdate>2004</risdate><abstract>Portions of a cache are flushed in stages. An exemplary flushing of the present invention comprises flushing a first portion, performing operations other than a flush, and then flushing a second portion of the cache. The first portion may be disabled after it is flushed. The cache may be functionally divided into portions prior to a flush, or the portions may be determined in part by an abort signal. The operations may access either the cache or the memory. The operations may involve direct memory access or interrupt servicing.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_applications_20040073751
source USPTO Published Applications
title Cache flushing
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T20%3A25%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFI&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Horrigan,%20John&rft.date=2004-04-15&rft_id=info:doi/&rft_dat=%3Cuspatents_EFI%3E20040073751%3C/uspatents_EFI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true