Hybrid power supply circuit and method for charging/discharging a logic circuit using the same

Hybrid power supply circuit and method for charging/discharging a logic circuit using the same

A hybrid power supply circuit for supplying a power to a logic circuit performing a digital logic process and for controlling the charging/discharging of the logic circuit. The power supply circuit has an adiabatic power supply portion for charging/discharging the logic circuit in such a manner to s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Jang, Ho-rang, Jo, Ki-won
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Jang, Ho-rang
Jo, Ki-won
description A hybrid power supply circuit for supplying a power to a logic circuit performing a digital logic process and for controlling the charging/discharging of the logic circuit. The power supply circuit has an adiabatic power supply portion for charging/discharging the logic circuit in such a manner to suppress a sudden current change during initial time after the input signal changes, and a CMOS power supply portion for quickly charging/discharging the logic circuit to supply power level/ground level after the charging/discharging by the adiabatic power supply portion. The energy consumption of the circuit decreases even in a digital system having a plurality of logic circuits.
format Patent
fullrecord <record><control><sourceid>uspatents_EFI</sourceid><recordid>TN_cdi_uspatents_applications_20020158660</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20020158660</sourcerecordid><originalsourceid>FETCH-uspatents_applications_200201586603</originalsourceid><addsrcrecordid>eNqVjbEKAjEQRNNYiPoP21qI8cTDXpT7AGuPNcklC7kkZBPk_l4Ftbea4TGPmYtbN90zaUjxYTJwTclPoCirSgUwaBhNcVHDEDMoh9lSsFtN_O2A4KMl9XMqv2lxBhhHsxSzAT2b1ScXYn05X0_dpnLCYkLhHl-XpLBQDNw3UjZydzi2rdz_s30CnlhDfw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Hybrid power supply circuit and method for charging/discharging a logic circuit using the same</title><source>USPTO Published Applications</source><creator>Jang, Ho-rang ; Jo, Ki-won</creator><creatorcontrib>Jang, Ho-rang ; Jo, Ki-won</creatorcontrib><description>A hybrid power supply circuit for supplying a power to a logic circuit performing a digital logic process and for controlling the charging/discharging of the logic circuit. The power supply circuit has an adiabatic power supply portion for charging/discharging the logic circuit in such a manner to suppress a sudden current change during initial time after the input signal changes, and a CMOS power supply portion for quickly charging/discharging the logic circuit to supply power level/ground level after the charging/discharging by the adiabatic power supply portion. The energy consumption of the circuit decreases even in a digital system having a plurality of logic circuits.</description><language>eng</language><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020158660$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,873,885,64059</link.rule.ids><linktorsrc>$$Uhttps://patentcenter.uspto.gov/applications/10071086$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jang, Ho-rang</creatorcontrib><creatorcontrib>Jo, Ki-won</creatorcontrib><title>Hybrid power supply circuit and method for charging/discharging a logic circuit using the same</title><description>A hybrid power supply circuit for supplying a power to a logic circuit performing a digital logic process and for controlling the charging/discharging of the logic circuit. The power supply circuit has an adiabatic power supply portion for charging/discharging the logic circuit in such a manner to suppress a sudden current change during initial time after the input signal changes, and a CMOS power supply portion for quickly charging/discharging the logic circuit to supply power level/ground level after the charging/discharging by the adiabatic power supply portion. The energy consumption of the circuit decreases even in a digital system having a plurality of logic circuits.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EFI</sourceid><recordid>eNqVjbEKAjEQRNNYiPoP21qI8cTDXpT7AGuPNcklC7kkZBPk_l4Ftbea4TGPmYtbN90zaUjxYTJwTclPoCirSgUwaBhNcVHDEDMoh9lSsFtN_O2A4KMl9XMqv2lxBhhHsxSzAT2b1ScXYn05X0_dpnLCYkLhHl-XpLBQDNw3UjZydzi2rdz_s30CnlhDfw</recordid><startdate>20021031</startdate><enddate>20021031</enddate><creator>Jang, Ho-rang</creator><creator>Jo, Ki-won</creator><scope>EFI</scope></search><sort><creationdate>20021031</creationdate><title>Hybrid power supply circuit and method for charging/discharging a logic circuit using the same</title><author>Jang, Ho-rang ; Jo, Ki-won</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_applications_200201586603</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Jang, Ho-rang</creatorcontrib><creatorcontrib>Jo, Ki-won</creatorcontrib><collection>USPTO Published Applications</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jang, Ho-rang</au><au>Jo, Ki-won</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Hybrid power supply circuit and method for charging/discharging a logic circuit using the same</title><date>2002-10-31</date><risdate>2002</risdate><abstract>A hybrid power supply circuit for supplying a power to a logic circuit performing a digital logic process and for controlling the charging/discharging of the logic circuit. The power supply circuit has an adiabatic power supply portion for charging/discharging the logic circuit in such a manner to suppress a sudden current change during initial time after the input signal changes, and a CMOS power supply portion for quickly charging/discharging the logic circuit to supply power level/ground level after the charging/discharging by the adiabatic power supply portion. The energy consumption of the circuit decreases even in a digital system having a plurality of logic circuits.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_applications_20020158660
source USPTO Published Applications
title Hybrid power supply circuit and method for charging/discharging a logic circuit using the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T02%3A33%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFI&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jang,%20Ho-rang&rft.date=2002-10-31&rft_id=info:doi/&rft_dat=%3Cuspatents_EFI%3E20020158660%3C/uspatents_EFI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true