Direct memory access controller for converting a transfer mode flexibly in accordance with a data transfer counter value
A DMA controller includes a burst/single mode control circuit for automatically converting a DMA transfer operation mode to a burst mode and/or a single mode regardless of a data transfer counter value, and for performing the DMA transfer operation. The burst/single mode control circuit carries out...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Ku, Yong-Guen |
description | A DMA controller includes a burst/single mode control circuit for automatically converting a DMA transfer operation mode to a burst mode and/or a single mode regardless of a data transfer counter value, and for performing the DMA transfer operation. The burst/single mode control circuit carries out the burst mode DMA transfer operation without the need for a control operation of the CPU a number of times corresponding to a quotient which is the result that the data transfer counter value divided by the burst length, and carries out successively the single mode DMA transfer operation by the number of times corresponding to the remainder of the division. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFI</sourceid><recordid>TN_cdi_uspatents_applications_20020133645</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20020133645</sourcerecordid><originalsourceid>FETCH-uspatents_applications_200201336453</originalsourceid><addsrcrecordid>eNqVizsOwkAMBdNQIOAObimQAgEuwEccgD4yGy-stLEjrxOS25NIFLRUo6c3M8_6c1ByBjXVogOgc5QSOGFTiZEUvOg0O1IL_AQEU-Tkx6eWisBH6sMjDhB4ikUrZEfwDvYa3QrtJ3DSso3sMLa0zGYeY6LVl4tsfb3cT7dNmxo0YkslNk0MDi0Ip3KX57t8WxTH_aH4x_0A75lNkA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Direct memory access controller for converting a transfer mode flexibly in accordance with a data transfer counter value</title><source>USPTO Published Applications</source><creator>Ku, Yong-Guen</creator><creatorcontrib>Ku, Yong-Guen</creatorcontrib><description>A DMA controller includes a burst/single mode control circuit for automatically converting a DMA transfer operation mode to a burst mode and/or a single mode regardless of a data transfer counter value, and for performing the DMA transfer operation. The burst/single mode control circuit carries out the burst mode DMA transfer operation without the need for a control operation of the CPU a number of times corresponding to a quotient which is the result that the data transfer counter value divided by the burst length, and carries out successively the single mode DMA transfer operation by the number of times corresponding to the remainder of the division.</description><language>eng</language><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020133645$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,777,870,882,64038</link.rule.ids><linktorsrc>$$Uhttps://patentcenter.uspto.gov/applications/09956534$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Ku, Yong-Guen</creatorcontrib><title>Direct memory access controller for converting a transfer mode flexibly in accordance with a data transfer counter value</title><description>A DMA controller includes a burst/single mode control circuit for automatically converting a DMA transfer operation mode to a burst mode and/or a single mode regardless of a data transfer counter value, and for performing the DMA transfer operation. The burst/single mode control circuit carries out the burst mode DMA transfer operation without the need for a control operation of the CPU a number of times corresponding to a quotient which is the result that the data transfer counter value divided by the burst length, and carries out successively the single mode DMA transfer operation by the number of times corresponding to the remainder of the division.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EFI</sourceid><recordid>eNqVizsOwkAMBdNQIOAObimQAgEuwEccgD4yGy-stLEjrxOS25NIFLRUo6c3M8_6c1ByBjXVogOgc5QSOGFTiZEUvOg0O1IL_AQEU-Tkx6eWisBH6sMjDhB4ikUrZEfwDvYa3QrtJ3DSso3sMLa0zGYeY6LVl4tsfb3cT7dNmxo0YkslNk0MDi0Ip3KX57t8WxTH_aH4x_0A75lNkA</recordid><startdate>20020919</startdate><enddate>20020919</enddate><creator>Ku, Yong-Guen</creator><scope>EFI</scope></search><sort><creationdate>20020919</creationdate><title>Direct memory access controller for converting a transfer mode flexibly in accordance with a data transfer counter value</title><author>Ku, Yong-Guen</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_applications_200201336453</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Ku, Yong-Guen</creatorcontrib><collection>USPTO Published Applications</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ku, Yong-Guen</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Direct memory access controller for converting a transfer mode flexibly in accordance with a data transfer counter value</title><date>2002-09-19</date><risdate>2002</risdate><abstract>A DMA controller includes a burst/single mode control circuit for automatically converting a DMA transfer operation mode to a burst mode and/or a single mode regardless of a data transfer counter value, and for performing the DMA transfer operation. The burst/single mode control circuit carries out the burst mode DMA transfer operation without the need for a control operation of the CPU a number of times corresponding to a quotient which is the result that the data transfer counter value divided by the burst length, and carries out successively the single mode DMA transfer operation by the number of times corresponding to the remainder of the division.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_applications_20020133645 |
source | USPTO Published Applications |
title | Direct memory access controller for converting a transfer mode flexibly in accordance with a data transfer counter value |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T08%3A07%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFI&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Ku,%20Yong-Guen&rft.date=2002-09-19&rft_id=info:doi/&rft_dat=%3Cuspatents_EFI%3E20020133645%3C/uspatents_EFI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |