Liquid crystal display apparatus having display control unit for lowering clock frequency at which pixel drivers are driven
A liquid crystal display apparatus including a display control unit which includes a reordering unit which reorders originally ordered display data inputted thereto, and sends the reordered display data to M ones of a plurality of drivers through a bus line to which the M drivers are connected, wher...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Igarashi, Youichi Nakano, Shuuichi |
description | A liquid crystal display apparatus including a display control unit which includes a reordering unit which reorders originally ordered display data inputted thereto, and sends the reordered display data to M ones of a plurality of drivers through a bus line to which the M drivers are connected, where M is a positive integer, the M drivers connected to the bus line being divided into N driver groups, where N is a positive integer smaller than M, and a clock generating unit which generates N clock signals having a same frequency as and different phases from each other, and sends the N clock signals to the N driver groups respectively such that each one of the N clock signals is sent to a respective one of the N driver groups. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFI</sourceid><recordid>TN_cdi_uspatents_applications_20010022571</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20010022571</sourcerecordid><originalsourceid>FETCH-uspatents_applications_200100225713</originalsourceid><addsrcrecordid>eNqVjrEKwkAQRNNYiPoP21oISUT8AFEsLO3DcrmYxePusruXGPx5I4q91QzM4zHz7HmhLlENhkdRdFCTRIcjYIzIqEmgxZ787TeY4JWDg-RJoQkMLgyW34RxwdyhYdsl682kUBhaMi1EetjJzNRbFkC2n-6X2axBJ3b1zUW2Ph2vh_MmSUS1XqWabjgyqBS8VGWeF3lelrt9sf2HfQFXKU80</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Liquid crystal display apparatus having display control unit for lowering clock frequency at which pixel drivers are driven</title><source>USPTO Published Applications</source><creator>Igarashi, Youichi ; Nakano, Shuuichi</creator><creatorcontrib>Igarashi, Youichi ; Nakano, Shuuichi</creatorcontrib><description>A liquid crystal display apparatus including a display control unit which includes a reordering unit which reorders originally ordered display data inputted thereto, and sends the reordered display data to M ones of a plurality of drivers through a bus line to which the M drivers are connected, where M is a positive integer, the M drivers connected to the bus line being divided into N driver groups, where N is a positive integer smaller than M, and a clock generating unit which generates N clock signals having a same frequency as and different phases from each other, and sends the N clock signals to the N driver groups respectively such that each one of the N clock signals is sent to a respective one of the N driver groups.</description><language>eng</language><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20010022571$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,873,885,64059</link.rule.ids><linktorsrc>$$Uhttps://patentcenter.uspto.gov/applications/09805977$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Igarashi, Youichi</creatorcontrib><creatorcontrib>Nakano, Shuuichi</creatorcontrib><title>Liquid crystal display apparatus having display control unit for lowering clock frequency at which pixel drivers are driven</title><description>A liquid crystal display apparatus including a display control unit which includes a reordering unit which reorders originally ordered display data inputted thereto, and sends the reordered display data to M ones of a plurality of drivers through a bus line to which the M drivers are connected, where M is a positive integer, the M drivers connected to the bus line being divided into N driver groups, where N is a positive integer smaller than M, and a clock generating unit which generates N clock signals having a same frequency as and different phases from each other, and sends the N clock signals to the N driver groups respectively such that each one of the N clock signals is sent to a respective one of the N driver groups.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EFI</sourceid><recordid>eNqVjrEKwkAQRNNYiPoP21oISUT8AFEsLO3DcrmYxePusruXGPx5I4q91QzM4zHz7HmhLlENhkdRdFCTRIcjYIzIqEmgxZ787TeY4JWDg-RJoQkMLgyW34RxwdyhYdsl682kUBhaMi1EetjJzNRbFkC2n-6X2axBJ3b1zUW2Ph2vh_MmSUS1XqWabjgyqBS8VGWeF3lelrt9sf2HfQFXKU80</recordid><startdate>20010920</startdate><enddate>20010920</enddate><creator>Igarashi, Youichi</creator><creator>Nakano, Shuuichi</creator><scope>EFI</scope></search><sort><creationdate>20010920</creationdate><title>Liquid crystal display apparatus having display control unit for lowering clock frequency at which pixel drivers are driven</title><author>Igarashi, Youichi ; Nakano, Shuuichi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_applications_200100225713</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2001</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Igarashi, Youichi</creatorcontrib><creatorcontrib>Nakano, Shuuichi</creatorcontrib><collection>USPTO Published Applications</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Igarashi, Youichi</au><au>Nakano, Shuuichi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Liquid crystal display apparatus having display control unit for lowering clock frequency at which pixel drivers are driven</title><date>2001-09-20</date><risdate>2001</risdate><abstract>A liquid crystal display apparatus including a display control unit which includes a reordering unit which reorders originally ordered display data inputted thereto, and sends the reordered display data to M ones of a plurality of drivers through a bus line to which the M drivers are connected, where M is a positive integer, the M drivers connected to the bus line being divided into N driver groups, where N is a positive integer smaller than M, and a clock generating unit which generates N clock signals having a same frequency as and different phases from each other, and sends the N clock signals to the N driver groups respectively such that each one of the N clock signals is sent to a respective one of the N driver groups.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_applications_20010022571 |
source | USPTO Published Applications |
title | Liquid crystal display apparatus having display control unit for lowering clock frequency at which pixel drivers are driven |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T06%3A34%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFI&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Igarashi,%20Youichi&rft.date=2001-09-20&rft_id=info:doi/&rft_dat=%3Cuspatents_EFI%3E20010022571%3C/uspatents_EFI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |