Seek-method based 2’s complement circuit for low power circuit and high-speed operation

In ALU, the subtraction operation generally follows conventional method of 2’s complement subtraction, which is two- step process. 1st step is to find the 1’s complement of subtrahend and 2nd step is to add 1 to the 1’s complemented subtrahend .This paper represents a seek-Method based 2’s Complemen...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Deepak, S., SaiKrishnan, Ganesan, Rajesh, D., Ravindra, J. V. R.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In ALU, the subtraction operation generally follows conventional method of 2’s complement subtraction, which is two- step process. 1st step is to find the 1’s complement of subtrahend and 2nd step is to add 1 to the 1’s complemented subtrahend .This paper represents a seek-Method based 2’s Complement Circuit that can be used as Subtraction process in application of ALU .The proposed Seek Method based 4,8 and 16-bit 2’s Complement Circuit are compared Various Design of the 2’s complement circuit .In this paper we discuss the Non-conventional way of finding 2’s complement of a number called Seek Method Circuit for validating the proposal Design. The functional verification is done using simulation on Cadence Virtuoso tool using 45nm Technology.
ISSN:0094-243X
1551-7616
DOI:10.1063/5.0074981